5秒后页面跳转
MK2049-34SAITR PDF预览

MK2049-34SAITR

更新时间: 2024-11-24 22:30:07
品牌 Logo 应用领域
矽成 - ICSI 晶体外围集成电路石英晶振压控振荡器光电二极管通信时钟
页数 文件大小 规格书
8页 137K
描述
3.3 Volt Communications Clock VCXO PLL

MK2049-34SAITR 数据手册

 浏览型号MK2049-34SAITR的Datasheet PDF文件第2页浏览型号MK2049-34SAITR的Datasheet PDF文件第3页浏览型号MK2049-34SAITR的Datasheet PDF文件第4页浏览型号MK2049-34SAITR的Datasheet PDF文件第5页浏览型号MK2049-34SAITR的Datasheet PDF文件第6页浏览型号MK2049-34SAITR的Datasheet PDF文件第7页 
MK2049-34A  
3.3 Volt Communications Clock VCXO PLL  
Description  
Features  
The MK2049-34A is a VCXO Phased Locked Loop  
(PLL) based clock synthesizer that accepts multiple  
input frequencies. With an 8 kHz clock input as a  
reference, the MK2049-34A generates T1, E1, T3, E3,  
ISDN, xDSL, and other communications frequencies.  
This allows for the generation of clocks  
frequency-locked and phase-locked to an 8 kHz  
backplane clock, simplifying clock synchronization in  
communications systems. The MK2409-34 can also  
accept a T1 or E1 input clock and provide the same  
output for loop timing. All outputs are frequency locked  
together and to the input.  
Packaged in 20-pin SOIC  
3.3 V + 5% operation  
Fixed I/O phase relationship on all selections  
Meets the TR62411, ETS300 011, and GR-1244  
specification for MTIE, Pull-in/Hold-in Range, Phase  
Transients, and Jitter Generation for Stratum 3, 4,  
and 4E  
Accepts multiple inputs: 8 kHz backplane clock, Loop  
Timing frequencies, or 10 to 36 MHz  
Locks to 8 kHz + 100 ppm (External mode)  
Buffer Mode allows jitter attenuation of 10 to 36 MHz  
This part also has a jitter-attenuated Buffer capability.  
In this mode, the MK2049-34A is ideal for filtering jitter  
from 27 MHz video clocks or other clocks with high  
jitter.  
input and x1/x0.5 or x2/x4 outputs  
Exact internal ratios enable zero ppm error  
Output clock rates include T1, E1, T3, E3, ISDN,  
xDSL, and the OC3 submultiples  
ICS can customize these devices for many other  
different frequencies.  
See the MK2049-01, -02, and -03 for more selections  
at 5 V  
Block Diagram  
EXTERNAL PULLABLE CRYSTAL  
(external loop filter)  
INPUT REFERENCE  
CLOCK  
FREQUENCY  
MULTIPLYING  
VCXO-BASED  
PLL  
CLOCK OUTPUT  
(TYPICALLY 8KHZ)  
PLL  
(MASTER CLOCK  
GENERATOR)  
2
CLOCK OUTPUT / 2  
8 KHZ (REGENERATED)  
4
FREQUENCY SELECT  
MDS 2049-34A A  
1
Revision 032504  
Integrated Circuit Systems, Inc. z 525 Race Street, San Jose, CA 95126 z tel (408) 297-1201 z www.icst.com  

与MK2049-34SAITR相关器件

型号 品牌 获取价格 描述 数据表
MK2049-34SI ICSI

获取价格

3.3 V Communications Clock PLL
MK2049-34SILF IDT

获取价格

Clock Generator, 77.76MHz, PDSO20, 0.300 INCH, SOIC-20
MK2049-34SILFTR IDT

获取价格

Clock Generator, 77.76MHz, PDSO20, 0.300 INCH, SOIC-20
MK2049-34SITR ICSI

获取价格

3.3 V Communications Clock PLL
MK2049-35 ICSI

获取价格

3.3 V Communications Clock PLL
MK2049-35SI ICSI

获取价格

3.3 V Communications Clock PLL
MK2049-35SITR ICSI

获取价格

3.3 V Communications Clock PLL
MK2049-36 ICSI

获取价格

3.3 V Communications Clock PLL
MK2049-36SI ICSI

获取价格

3.3 V Communications Clock PLL
MK2049-36SITR ICSI

获取价格

3.3 V Communications Clock PLL