5秒后页面跳转
MK2049-34SAITR PDF预览

MK2049-34SAITR

更新时间: 2024-11-28 20:10:03
品牌 Logo 应用领域
艾迪悌 - IDT 时钟光电二极管外围集成电路晶体
页数 文件大小 规格书
9页 164K
描述
Clock Generator, 77.76MHz, PDSO20, 0.300 INCH, SOIC-20

MK2049-34SAITR 技术参数

是否无铅: 含铅是否Rohs认证: 不符合
生命周期:Obsolete零件包装代码:SOIC
包装说明:0.300 INCH, SOIC-20针数:20
Reach Compliance Code:not_compliantECCN代码:EAR99
HTS代码:8542.39.00.01风险等级:5.82
Is Samacsys:NJESD-30 代码:R-PDSO-G20
JESD-609代码:e0长度:12.8 mm
湿度敏感等级:1端子数量:20
最高工作温度:85 °C最低工作温度:-40 °C
最大输出时钟频率:77.76 MHz封装主体材料:PLASTIC/EPOXY
封装代码:SOP封装等效代码:SOP20,.4
封装形状:RECTANGULAR封装形式:SMALL OUTLINE
峰值回流温度(摄氏度):225电源:3.3 V
主时钟/晶体标称频率:17.664 MHz认证状态:Not Qualified
座面最大高度:2.65 mm子类别:Clock Generators
最大供电电压:3.45 V最小供电电压:3.15 V
标称供电电压:3.3 V表面贴装:YES
技术:CMOS温度等级:INDUSTRIAL
端子面层:Tin/Lead (Sn85Pb15)端子形式:GULL WING
端子节距:1.27 mm端子位置:DUAL
处于峰值回流温度下的最长时间:30宽度:7.5 mm
uPs/uCs/外围集成电路类型:CLOCK GENERATOR, OTHERBase Number Matches:1

MK2049-34SAITR 数据手册

 浏览型号MK2049-34SAITR的Datasheet PDF文件第2页浏览型号MK2049-34SAITR的Datasheet PDF文件第3页浏览型号MK2049-34SAITR的Datasheet PDF文件第4页浏览型号MK2049-34SAITR的Datasheet PDF文件第5页浏览型号MK2049-34SAITR的Datasheet PDF文件第6页浏览型号MK2049-34SAITR的Datasheet PDF文件第7页 
DATASHEET  
3.3 VOLT COMMUNICATIONS CLOCK VCXO PLL  
MK2049-34A  
Description  
Features  
The MK2049-34A is a VCXO Phased Locked Loop (PLL)  
based clock synthesizer that accepts multiple input  
frequencies. With an 8 kHz clock input as a reference, the  
MK2049-34A generates T1, E1, T3, E3, ISDN, xDSL, and  
other communications frequencies. This allows for the  
generation of clocks frequency-locked and phase-locked to  
an 8 kHz backplane clock, simplifying clock synchronization  
in communications systems. The MK2409-34 can also  
accept a T1 or E1 input clock and provide the same output  
for loop timing. All outputs are frequency locked together  
and to the input.  
Packaged in 20-pin SOIC  
Available in Pb (lead) free package  
3.3 V + 5% operation  
Fixed I/O phase relationship on all selections  
Meets the TR62411, ETS300 011, and GR-1244  
specification for MTIE, Pull-in/Hold-in Range, Phase  
Transients, and Jitter Generation for Stratum 3, 4, and 4E  
Accepts multiple inputs: 8 kHz backplane clock, Loop  
Timing frequencies, or 10 to 36 MHz  
Locks to 8 kHz + 100 ppm (External mode)  
This part also has a jitter-attenuated Buffer capability. In this  
mode, the MK2049-34A is ideal for filtering jitter from 27  
MHz video clocks or other clocks with high jitter.  
Buffer Mode allows jitter attenuation of 10 to 36 MHz  
input and x1/x0.5 or x2/x4 outputs  
Exact internal ratios enable zero ppm error  
IDT can customize these devices for many other different  
frequencies.  
Output clock rates include T1, E1, T3, E3, ISDN, xDSL,  
and the OC3 submultiples  
See the MK2049-01, -02, and -03 for more selections at  
5 V  
Industrial temperature range  
NOTE: EOL for non-green parts to occur on 5/13/10  
per PDN U-09-01  
Block Diagram  
EXTERNAL PULLABLE CRYSTAL  
(external loop filter)  
INPUT REFERENCE  
CLOCK  
(TYPICALLY 8KHZ)  
FREQUENCY  
MULTIPLYING  
VCXO-BASED  
PLL  
CLOCK OUTPUT  
PLL  
(MASTER CLOCK  
GENERATOR)  
2
CLOCK OUTPUT / 2  
8 KHZ (REGENERATED)  
4
FREQUENCY SELECT  
IDT™ 3.3 VOLT COMMUNICATIONS CLOCK VCXO PLL  
1
MK2049-34A REV D 121809  

与MK2049-34SAITR相关器件

型号 品牌 获取价格 描述 数据表
MK2049-34SI ICSI

获取价格

3.3 V Communications Clock PLL
MK2049-34SILF IDT

获取价格

Clock Generator, 77.76MHz, PDSO20, 0.300 INCH, SOIC-20
MK2049-34SILFTR IDT

获取价格

Clock Generator, 77.76MHz, PDSO20, 0.300 INCH, SOIC-20
MK2049-34SITR ICSI

获取价格

3.3 V Communications Clock PLL
MK2049-35 ICSI

获取价格

3.3 V Communications Clock PLL
MK2049-35SI ICSI

获取价格

3.3 V Communications Clock PLL
MK2049-35SITR ICSI

获取价格

3.3 V Communications Clock PLL
MK2049-36 ICSI

获取价格

3.3 V Communications Clock PLL
MK2049-36SI ICSI

获取价格

3.3 V Communications Clock PLL
MK2049-36SITR ICSI

获取价格

3.3 V Communications Clock PLL