5秒后页面跳转
MH32S72AVJA-5 PDF预览

MH32S72AVJA-5

更新时间: 2024-11-21 20:10:59
品牌 Logo 应用领域
三菱 - MITSUBISHI 时钟动态存储器内存集成电路
页数 文件大小 规格书
57页 993K
描述
Synchronous DRAM Module, 32MX72, 5.4ns, CMOS, DIMM-168

MH32S72AVJA-5 技术参数

生命周期:Obsolete零件包装代码:DIMM
包装说明:DIMM, DIMM168针数:168
Reach Compliance Code:unknownECCN代码:EAR99
HTS代码:8542.32.00.36风险等级:5.84
访问模式:SINGLE BANK PAGE BURST最长访问时间:5.4 ns
其他特性:AUTO/SELF REFRESH最大时钟频率 (fCLK):133 MHz
I/O 类型:COMMONJESD-30 代码:R-XDMA-N168
内存密度:2415919104 bit内存集成电路类型:SYNCHRONOUS DRAM MODULE
内存宽度:72功能数量:1
端口数量:1端子数量:168
字数:33554432 words字数代码:32000000
工作模式:SYNCHRONOUS最高工作温度:70 °C
最低工作温度:组织:32MX72
输出特性:3-STATE封装主体材料:UNSPECIFIED
封装代码:DIMM封装等效代码:DIMM168
封装形状:RECTANGULAR封装形式:MICROELECTRONIC ASSEMBLY
电源:3.3 V认证状态:Not Qualified
刷新周期:4096自我刷新:YES
最大待机电流:0.268 A子类别:DRAMs
最大压摆率:3.31 mA最大供电电压 (Vsup):3.6 V
最小供电电压 (Vsup):3 V标称供电电压 (Vsup):3.3 V
表面贴装:NO技术:CMOS
温度等级:COMMERCIAL端子形式:NO LEAD
端子节距:1.27 mm端子位置:DUAL
Base Number Matches:1

MH32S72AVJA-5 数据手册

 浏览型号MH32S72AVJA-5的Datasheet PDF文件第2页浏览型号MH32S72AVJA-5的Datasheet PDF文件第3页浏览型号MH32S72AVJA-5的Datasheet PDF文件第4页浏览型号MH32S72AVJA-5的Datasheet PDF文件第5页浏览型号MH32S72AVJA-5的Datasheet PDF文件第6页浏览型号MH32S72AVJA-5的Datasheet PDF文件第7页 
MITSUBISHI LSIs  
MH32S72AVJA-5,-6  
2,415,919,104-BIT ( 33,554,432-WORD BY 72-BIT ) Synchronous DYNAMIC RAM  
DESCRIPTION  
The MH32S72AVJA is 33554432 - word x 72-bit  
Sy nchronous DRAM module. This consist of eighteen  
industry standard 32M x 4 Sy nchronous DRAMs in TSOP.  
The TSOP on a card edge dual in-line package prov ides  
any application where high densities and large of  
quantities memory are required.  
This is a socket-ty pe memory module ,suitable f or  
easy interchange or addition of module.  
85pin  
1pin  
FEATURES  
Max.  
CLK Access Time  
(at Latch mode)  
Frequency  
94pin  
95pin  
10pin  
11pin  
-5  
-6  
133MHz  
133MHz  
5.4ns (CL = 3)  
5.4ns (CL = 4)  
Utilizes industry standard 32M X 4 Synchronous DRAMs in  
TSOP package , industry standard Resistered buffer in TSSOP  
package,industry standard PLL in TSSOP package  
Single 3.3V +/- 0.3V supply  
Max.Clock frequency 133MHz  
124pin  
125pin  
40pin  
41pin  
Fully synchronous operation referenced to clock rising edge  
4-bank operation controlled by BA0,BA1(Bank Address)  
/CAS latency -2/3(programmable,at buffer mode)  
LVTTL Interface  
Burst length 1/2/4/8/Full Page(programmable)  
Burst type- Sequential and interleave burst (programmable)  
Random column access  
Auto precharge / All bank precharge controlled by A10  
Auto refresh and Self refresh  
4096 refresh cycles every 64ms  
Discrete IC and module design conform to  
PC133 specification.  
APPLICATION  
84pin  
168pin  
Main memory or graphic memory in computer systems  
MITSUBISHI  
ELECTRIC  
20.Sep.2001  
MIT-DS-0376-1.3  
1

与MH32S72AVJA-5相关器件

型号 品牌 获取价格 描述 数据表
MH32S72AVJA-6 MITSUBISHI

获取价格

2,415,919,104-BIT ( 33,554,432-WORD BY 72-BIT ) Synchronous DYNAMIC RAM
MH32S72BAFA-7 MITSUBISHI

获取价格

2,415,919,104-BIT ( 33,554,432-WORD BY 72-BIT ) Synchronous DYNAMIC RAM
MH32S72BAFA-8 MITSUBISHI

获取价格

2,415,919,104-BIT ( 33,554,432-WORD BY 72-BIT ) Synchronous DYNAMIC RAM
MH32S72BBFA-6 MITSUBISHI

获取价格

2,415,919,104-BIT ( 33,554,432-WORD BY 72-BIT ) Synchronous DYNAMIC RAM
MH32S72BBFA-7 MITSUBISHI

获取价格

2,415,919,104-BIT ( 33,554,432-WORD BY 72-BIT ) Synchronous DYNAMIC RAM
MH32S72BBFA-8 MITSUBISHI

获取价格

2,415,919,104-BIT ( 33,554,432-WORD BY 72-BIT ) Synchronous DYNAMIC RAM
MH32S72DBFA-6 MITSUBISHI

获取价格

2,415,919,104-BIT ( 33,554,432-WORD BY 72-BIT ) Synchronous DYNAMIC RAM
MH32S72DBFA-7 MITSUBISHI

获取价格

2,415,919,104-BIT ( 33,554,432-WORD BY 72-BIT ) Synchronous DYNAMIC RAM
MH32S72DBFA-8 MITSUBISHI

获取价格

2,415,919,104-BIT ( 33,554,432-WORD BY 72-BIT ) Synchronous DYNAMIC RAM
MH32S72PHB-10 MITSUBISHI

获取价格

2415919104-BIT (33554432 - WORD BY 72-BIT)SynchronousDRAM