5秒后页面跳转
MC92052 PDF预览

MC92052

更新时间: 2024-09-24 22:46:19
品牌 Logo 应用领域
摩托罗拉 - MOTOROLA /
页数 文件大小 规格书
6页 43K
描述
FTTC User Framer

MC92052 数据手册

 浏览型号MC92052的Datasheet PDF文件第2页浏览型号MC92052的Datasheet PDF文件第3页浏览型号MC92052的Datasheet PDF文件第4页浏览型号MC92052的Datasheet PDF文件第5页浏览型号MC92052的Datasheet PDF文件第6页 
Order this Data Sheet by MC92052/D  
MOTOROLA  
SEMICONDUCTOR TECHNICAL DATA  
MC92052  
Product Brief  
MC92052  
FTTC User Framer  
The MC92052 is a peripheral device for the user side of an FTTC drop. It is composed of downstream and upstream  
TC-sublayer functionality with UTOPIA compliant ATM-layer ports.  
MC92052 Features  
Implements the DAVIC short-range baseband asymmetrical physical layer standard  
Supports a bit rate of up to 51.84 Mbit/sec downstream  
Provides TDMA at a bit rate of up to 6.48 Mbit/s upstream, including DAVIC Bit Rates B, C, and D  
Interfaces to an ATM-layer device using a UTOPIA compliant interface  
Performs convolutional deinterleaving of the downstream payload blocks for the full range of interleaving depths  
(M = 1-31) using an external 16K x 8 SRAM  
Can optionally use an internal RAM for deinterleaving when the interleaving depth is small (M 2)  
Performs Reed-Solomon encoding of the upstream frames and decoding of the downstream frames  
Performs HEC-based cell delineation and error correction on the downstream data  
Optionally filters received ATM cells based on GFC/VPI pattern matching  
Includes serial data interfaces to a Physical Medium Dependent (PMD) sublayer device  
Optional serial data link interfaces for upstream and downstream frames  
Includes a power level control interface to the transmitter  
Provides an 8-bit system interface as a generic slave device  
IEEE 1149.1 (JTAG) boundary scan test port  
3.3 V operation with TTL compatibility on I/O pins  
Extended temperature operation: -40 to 85 °C  
Available in 128 Pin Plastic Quad Flat Package  
Rx  
UTOPIA  
I/F  
Reed-  
Solomon  
Decoder  
Deinter-  
leaver  
Rx Cell  
Functions  
Deran-  
domizer  
Rx  
PMD  
I/F  
Frame  
Align-  
ment  
Reed-  
Solomon  
Decoder  
Data  
Link  
Extraction  
Header  
Interpretation  
Deran-  
domizer  
RAM  
Data  
Link  
Header  
Generation  
Insertion  
Tx  
PMD  
I/F  
Reed-  
Random-  
izer  
Solomon  
Encoder  
Tx  
UTOPIA  
I/F  
Tx Cell  
Functions  
Microprocessor  
Interface  
JTAG Controller  
Figure 1. MC92052 Block Diagram  
This document contains information on a new product.  
Specifications and information herein are subject to change without notice.  
MOTOROLA, INC. 1997  

与MC92052相关器件

型号 品牌 获取价格 描述 数据表
MC92053 MOTOROLA

获取价格

Quad FTTC Network Framer
MC921 MITSUBISHI

获取价格

Rectifier Diode, 2 Element, 0.1A, 75V V(RRM), Silicon
MC921-11 MITSUBISHI

获取价格

Rectifier Diode, 2 Element, 0.1A, Silicon, PLASTIC PACKAGE-3
MC921F MOTOROLA

获取价格

NOR Gate, DTL, CDFP10
MC921G MOTOROLA

获取价格

NOR Gate, DTL, MBCY10
MC921-T11 MITSUBISHI

获取价格

Rectifier Diode, 2 Element, 0.1A, Silicon, PLASTIC PACKAGE-3
MC92300 MOTOROLA

获取价格

VITERBI Decoder for Digital TV
MC92300CG MOTOROLA

获取价格

VITERBI Decoder for Digital TV
MC92303 MOTOROLA

获取价格

QPSK/BPSK DIGITAL DEMODULATOR
MC92303BT MOTOROLA

获取价格

QPSK/BPSK DIGITAL DEMODULATOR