Datasheet > 逻辑 > 栅极> MC74VHCT50A

MC74VHCT50A

更新时间： 2024-11-30 23:05:47

品牌	Logo	应用领域
安森美 - ONSEMI		转换器电平转换器
页数	文件大小	规格书
8页	80K
描述
Noninverting Buffer / CMOS Logic Level Shifter with LSTTL-Compatible Inputs

阅读下载

中文翻译

获取价格

数据手册

如果您发现信息不准确，欢迎纠错

MC74VHCT50A 数据手册

MC74VHCT50A

Noninverting Buffer /

CMOS Logic Level Shifter

with LSTTL–Compatible Inputs

The MC74VHCT50A is a hex noninverting buffer fabricated with

silicon gate CMOS technology. It achieves high speed operation

similar to equivalent Bipolar Schottky TTL while maintaining CMOS

low power dissipation.

http://onsemi.com

The internal circuit is composed of three stages, including a buffered

output which provides high noise immunity and stable output.

The device input is compatible with TTL–type input thresholds and

the output has a full 5 V CMOS level output swing. The input

protection circuitry on this device allows overvoltage tolerance on the

input, allowing the device to be used as a logic–level translator from

3.0 V CMOS logic to 5.0 V CMOS Logic or from 1.8 V CMOS logic

to 3.0 V CMOS Logic while operating at the high–voltage power

supply.

14–LEAD SOIC

D SUFFIX

CASE 751A

14–LEAD TSSOP

DT SUFFIX

CASE 948G

The MC74VHCT50A input structure provides protection when

voltages up to 7 V are applied, regardless of the supply voltage. This

allows the MC74VHCT50A to be used to interface 5 V circuits to 3 V

circuits. The output structures also provide protection when

14–LEAD SOIC EIAJ

M SUFFIX

CASE 965

PIN CONNECTION AND

= 0 V. These input and output structures help prevent device

MARKING DIAGRAM (Top View)

destruction caused by supply voltage – input/output voltage mismatch,

battery backup, hot insertion, etc.

• High Speed: t = 3.5 ns (Typ) at V = 5 V

• Low Power Dissipation: I = 2 µA (Max) at T = 25°C

• TTL–Compatible Inputs: V = 0.8 V; V = 2.0 V

• CMOS–Compatible Outputs: V > 0.8 V ; V < 0.1 V @Load

• Power Down Protection Provided on Inputs and Outputs

Y3 GND

For detailed package marking information, see the Marking

Diagram section on page 4 of this data sheet.

LOGIC DIAGRAM

LOGIC SYMBOL

ORDERING INFORMATION

Device

Package

SOIC

Shipping

MC74VHCT50AD

MC74VHCT50ADT

MC74VHCT50AM

55 Units/Rail

96 Units/Rail

50 Units/Rail

TSSOP

SOIC EIAJ

Y = A

FUNCTION TABLE

A Input

Y Output

Semiconductor Components Industries, LLC, 2001

Publication Order Number:

July, 2001– Rev. 3

MC74VHCT50A/D

12 3 4 5 6 7 8

中文翻译

下载PDF

与MC74VHCT50A相关器件

型号	品牌	获取价格	描述	数据表
MC74VHCT50A_07	ONSEMI	获取价格	Noninverting Buffer / CMOS Logic Level Shifter with LSTTL−Compatible Inputs
MC74VHCT50A_11	ONSEMI	获取价格	Noninverting Buffer / CMOS Logic Level Shifter
MC74VHCT50AD	ONSEMI	获取价格	Noninverting Buffer / CMOS Logic Level Shifter with LSTTL-Compatible Inputs
MC74VHCT50ADG	ONSEMI	获取价格	Noninverting Buffer / CMOS Logic Level Shifter with LSTTL−Compatible Inputs
MC74VHCT50ADR2	ONSEMI	获取价格	Noninverting Buffer / CMOS Logic Level Shifter with LSTTL−Compatible Inputs
MC74VHCT50ADR2G	ONSEMI	获取价格	Noninverting Buffer / CMOS Logic Level Shifter with LSTTL−Compatible Inputs
MC74VHCT50ADT	ONSEMI	获取价格	Noninverting Buffer / CMOS Logic Level Shifter with LSTTL-Compatible Inputs
MC74VHCT50ADTG	ONSEMI	获取价格	Noninverting Buffer / CMOS Logic Level Shifter with LSTTL−Compatible Inputs
MC74VHCT50ADTR2	ONSEMI	获取价格	Noninverting Buffer / CMOS Logic Level Shifter with LSTTL−Compatible Inputs
MC74VHCT50ADTR2G	ONSEMI	获取价格	Noninverting Buffer / CMOS Logic Level Shifter with LSTTL−Compatible Inputs

与MC74VHCT50A相关文章

解析光耦仿真器：升级光耦合器技术的必要性
2024-11-18

53
英伟达新一代Blackwell GPU过热问题致交付延迟
2024-11-18

42
国产厂商思特威CMOS图像传感器芯片单月出货超1亿颗，技术创新引领行业发展
2024-11-14

70
台积电5nm和3nm产能利用率达100%，半导体行业景气度持续攀升
2024-11-14

66

产品中心

服务支持

精选活动

关于我们

帮助中心

MC74VHCT50A

MC74VHCT50A 数据手册

与MC74VHCT50A相关器件

与MC74VHCT50A相关文章

您还可以找

产品中心

服务支持

精选活动

关于我们

帮助中心

MC74VHCT50A

MC74VHCT50A 数据手册

与MC74VHCT50A相关器件

与MC74VHCT50A相关文章

您还可以找

您在本页遇到什么问题？