Datasheet > 逻辑 > 总线驱动器/收发器> MC74VHCT373A

MC74VHCT373A

更新时间： 2024-11-03 23:05:47

品牌	Logo	应用领域
安森美 - ONSEMI		锁存器
页数	文件大小	规格书
8页	176K
描述
Octal D-Type Latch with 3-State Output

阅读下载

中文翻译

获取价格

数据手册

如果您发现信息不准确，欢迎纠错

MC74VHCT373A 数据手册

SEMICONDUCTOR TECHNICAL DATA

The MC74VHCT540A is an advanced high speed CMOS inverting octal

bus buffer fabricated with silicon gate CMOS technology. It achieves high

speed operation similar to equivalent Bipolar Schottky TTL while maintaining

CMOS low power dissipation.

The MC74VHCT540A features inputs and outputs on opposite sides of the

package and two AND–ed active–low output enables. When either OE1 or

OE2 are high, the terminal outputs are in the high impedance state.

The VHCT inputs are compatible with TTL levels. This device can be used

as a level converter for interfacing 3.3V to 5.0V, because it has full 5V CMOS

level output swings.

DW SUFFIX

20–LEAD SOIC WIDE PACKAGE

CASE 751D–05

The VHCT540A input and output (when disabled) structures provide

protection when voltages between 0V and 5.5V are applied, regardless of

the supply voltage. These input and output structures help prevent device

destruction caused by supply voltage – input/output voltage mismatch,

battery backup, hot insertion, etc.

DT SUFFIX

20–LEAD TSSOP PACKAGE

CASE 948E–02

The internal circuit is composed of three stages, including a buffer output

which provides high noise immunity and stable output. The inputs tolerate

voltages up to 7V, allowing the interface of 5V systems to 3V systems.

M SUFFIX

20–LEAD SOIC EIAJ PACKAGE

CASE 967–01

•

High Speed: t

= 3.7ns (Typ) at V

= 5V

Low Power Dissipation: I

= 4µA (Max) at T = 25°C

ORDERING INFORMATION

TTL–Compatible Inputs: V = 0.8V; V = 2.0V

Power Down Protection Provided on Inputs

Balanced Propagation Delays

IL IH

MC74VHCTXXXADW SOIC WIDE

MC74VHCTXXXADT

MC74VHCTXXXAM

TSSOP

SOIC EIAJ

Designed for 2V to 5.5V Operating Range

Low Noise: V

= 1.2V (Max)

OLP

Pin and Function Compatible with Other Standard Logic Families

Latchup Performance Exceeds 300mA

ESD Performance: HBM > 2000V; Machine Model > 200V

Chip Complexity: 124 FETs or 31 Equivalent Gates

PIN ASSIGNMENT

OE1

OE2

LOGIC DIAGRAM

DATA

INPUTS

INVERTING

OUTPUTS

GND

FUNCTION TABLE

Inputs

Output Y

OE1

OE2

OE1

OUTPUT

ENABLES

OE2

4/99

REV 0

Motorola, Inc. 1999

12 3 4 5 6 7 8

中文翻译

下载PDF

与MC74VHCT373A相关器件

型号	品牌	获取价格	描述	数据表
MC74VHCT373A_06	ONSEMI	获取价格	Octal D−Type Latch with 3−State Output
MC74VHCT373ADT	ONSEMI	获取价格	Octal D-Type Latch with 3-State Output
MC74VHCT373ADT	MOTOROLA	获取价格	AHCT/VHCT SERIES, 8-BIT DRIVER, TRUE OUTPUT, PDSO20, PLASTIC, TSSOP-20
MC74VHCT373ADTR2	ONSEMI	获取价格	Octal D−Type Latch with 3−State Output
MC74VHCT373ADTR2	MOTOROLA	获取价格	AHCT/VHCT SERIES, 8-BIT DRIVER, TRUE OUTPUT, PDSO20, PLASTIC, TSSOP-20
MC74VHCT373ADTR2G	ONSEMI	获取价格	IC,LATCH,SINGLE,8-BIT,AHCT/VHCT-CMOS,TSSOP,20PIN,PLASTIC
MC74VHCT373ADTRG	ONSEMI	获取价格	Octal D−Type Latch with 3−State Output
MC74VHCT373ADW	ONSEMI	获取价格	Octal D-Type Latch with 3-State Output
MC74VHCT373ADW	MOTOROLA	获取价格	AHCT/VHCT SERIES, 8-BIT DRIVER, TRUE OUTPUT, PDSO20, PLASTIC, SOIC-20
MC74VHCT373ADWR2	ONSEMI	获取价格	Octal D−Type Latch with 3−State Output

与MC74VHCT373A相关文章

英伟达新AI芯片Rubin或提前半年亮相
2024-11-05

13
苹果iPhone 17将全系采用三星/LG显示LTPO OLED面板
2024-11-05

7
三星深化印度制造布局，供应链本地化进程加速
2024-10-29

34
芯擎科技“星辰一号”自动驾驶芯片点亮成功，2025年量产在即
2024-10-29

30

产品中心

服务支持

精选活动

关于我们

帮助中心

MC74VHCT373A

MC74VHCT373A 数据手册

与MC74VHCT373A相关器件

与MC74VHCT373A相关文章

您还可以找

产品中心

服务支持

精选活动

关于我们

帮助中心

MC74VHCT373A

MC74VHCT373A 数据手册

与MC74VHCT373A相关器件

与MC74VHCT373A相关文章

您还可以找

您在本页遇到什么问题？