SEMICONDUCTOR TECHNICAL DATA
The MC74VHCT08A is an advanced high speed CMOS 2–input AND gate
fabricated with silicon gate CMOS technology. It achieves high speed
operation similar to equivalent Bipolar Schottky TTL while maintaining
CMOS low power dissipation.
The VHCT inputs are compatible with TTL levels. This device can be used
as a level converter for interfacing 3.3V to 5.0V, because it has full 5V CMOS
level output swings.
The VHCT08A input structures provide protection when voltages between
0V and 5.5V are applied, regardless of the supply voltage. The output
D SUFFIX
14–LEAD SOIC PACKAGE
CASE 751A–03
structures also provide protection when V
structures help prevent device destruction caused by supply voltage –
input/output voltage mismatch, battery backup, hot insertion, etc.
= 0V. These input and output
CC
The internal circuit is composed of three stages, including a buffer output
which provides high noise immunity and stable output. The inputs tolerate
voltages up to 7V, allowing the interface of 5V systems to 3V systems.
DT SUFFIX
14–LEAD TSSOP PACKAGE
CASE 948G–01
•
•
•
•
•
•
•
•
•
•
•
High Speed: t
= 4.3ns (Typ) at V
= 5V
PD
Low Power Dissipation: I
CC
= 2µA (Max) at T = 25°C
CC
A
TTL–Compatible Inputs: V = 0.8V; V = 2.0V
Power Down Protection Provided on Inputs
Balanced Propagation Delays
IL IH
M SUFFIX
14–LEAD SOIC EIAJ PACKAGE
CASE 965–01
Designed for 2V to 5.5V Operating Range
Low Noise: V
= 0.8V (Max)
OLP
Pin and Function Compatible with Other Standard Logic Families
Latchup Performance Exceeds 300mA
ESD Performance: HBM > 2000V; Machine Model > 200V
Chip Complexity: 24 FETs or 6 Equivalent Gates
ORDERING INFORMATION
MC74VHCTXXAD
MC74VHCTXXADT
MC74VHCTXXAM
SOIC
TSSOP
SOICEIAJ
LOGIC DIAGRAM
1
A1
3
FUNCTION TABLE
Y1
Y2
Y3
Y4
2
B1
Inputs
Output
Y
4
5
A2
B2
A
B
6
8
L
L
L
H
L
L
L
Y = AB
9
A3
B3
H
H
L
10
H
H
12
13
A4
B4
11
Pinout: 14–Lead Packages (Top View)
V
B4
13
A4
12
Y4
11
B3
10
A3
9
Y3
8
CC
14
1
2
3
4
5
6
7
A1
B1
Y1
A2
B2
Y2
GND
4/99
REV 0
1
Motorola, Inc. 1999