5秒后页面跳转
MC74VHC240DW PDF预览

MC74VHC240DW

更新时间: 2024-11-03 23:05:47
品牌 Logo 应用领域
安森美 - ONSEMI 驱动器逻辑集成电路光电二极管
页数 文件大小 规格书
6页 177K
描述
Octal Bus Buffer/Line Driver

MC74VHC240DW 技术参数

是否Rohs认证: 不符合生命周期:Obsolete
零件包装代码:SOIC包装说明:SOP, SOP20,.4
针数:20Reach Compliance Code:not_compliant
HTS代码:8542.39.00.01风险等级:5.34
控制类型:ENABLE LOW系列:AHC/VHC
JESD-30 代码:R-PDSO-G20JESD-609代码:e0
长度:12.8 mm负载电容(CL):50 pF
逻辑集成电路类型:BUS DRIVER最大I(ol):0.008 A
湿度敏感等级:1位数:4
功能数量:2端口数量:2
端子数量:20最高工作温度:85 °C
最低工作温度:-40 °C输出特性:3-STATE
输出极性:INVERTED封装主体材料:PLASTIC/EPOXY
封装代码:SOP封装等效代码:SOP20,.4
封装形状:RECTANGULAR封装形式:SMALL OUTLINE
峰值回流温度(摄氏度):225电源:2/5.5 V
Prop。Delay @ Nom-Sup:8.5 ns传播延迟(tpd):12.5 ns
认证状态:Not Qualified座面最大高度:2.65 mm
子类别:Bus Driver/Transceivers最大供电电压 (Vsup):5.5 V
最小供电电压 (Vsup):2 V标称供电电压 (Vsup):3.3 V
表面贴装:YES技术:CMOS
温度等级:INDUSTRIAL端子面层:Tin/Lead (Sn/Pb)
端子形式:GULL WING端子节距:1.27 mm
端子位置:DUAL处于峰值回流温度下的最长时间:30
宽度:7.5 mmBase Number Matches:1

MC74VHC240DW 数据手册

 浏览型号MC74VHC240DW的Datasheet PDF文件第2页浏览型号MC74VHC240DW的Datasheet PDF文件第3页浏览型号MC74VHC240DW的Datasheet PDF文件第4页浏览型号MC74VHC240DW的Datasheet PDF文件第5页浏览型号MC74VHC240DW的Datasheet PDF文件第6页 
SEMICONDUCTOR TECHNICAL DATA  
The MC74VHC240 is an advanced high speed CMOS octal bus buffer  
fabricated with silicon gate CMOS technology. It achieves high speed  
operation similar to equivalent Bipolar Schottky TTL while maintaining  
CMOS low power dissipation.  
The MC74VHC240 is an inverting 3–state buffer, and has two active–low  
output enables. This device is designed to drive bus lines or buffer memory  
address registers.  
DW SUFFIX  
20–LEAD SOIC PACKAGE  
CASE 751D–04  
The internal circuit is composed of three stages, including a buffer output  
which provides high noise immunity and stable output. The inputs tolerate  
voltages up to 7V, allowing the interface of 5V systems to 3V systems.  
High Speed: t  
= 3.6ns (Typ) at V  
= 5V  
PD  
Low Power Dissipation: I  
CC  
= 4µA (Max) at T = 25°C  
DT SUFFIX  
20–LEAD TSSOP PACKAGE  
CASE 948E–02  
CC  
A
High Noise Immunity: V  
Power Down Protection Provided on Inputs  
Balanced Propagation Delays  
= V  
= 28% V  
NIH  
NIL CC  
Designed for 2V to 5.5V Operating Range  
Low Noise: V  
= 0.9V (Max)  
OLP  
Pin and Function Compatible with Other Standard Logic Families  
Latchup Performance Exceeds 300mA  
ESD Performance: HBM > 2000V; Machine Model > 200V  
Chip Complexity: 120 FETs or 30 Equivalent Gates  
M SUFFIX  
20–LEAD SOIC EIAJ PACKAGE  
CASE 967–01  
ORDERING INFORMATION  
MC74VHCXXXDW  
MC74VHCXXXDT  
MC74VHCXXXM  
SOIC  
TSSOP  
SOIC EIAJ  
LOGIC DIAGRAM  
2
4
6
8
18  
16  
14  
12  
A1  
A2  
A3  
A4  
YA1  
YA2  
YA3  
YA4  
PIN ASSIGNMENT  
OEA  
1
20  
V
CC  
A1  
YB4  
A2  
2
3
4
19  
18  
17  
OEB  
YA1  
B4  
DATA  
INVERTING  
OUTPUTS  
INPUTS  
11  
13  
9
7
B1  
B2  
YB1  
YB2  
YB3  
A3  
5
16  
15  
14  
13  
12  
11  
YA2  
B3  
6
YB2  
A4  
7
YA3  
B2  
15  
17  
5
3
B3  
B4  
YB3  
YB4  
8
YB1  
GND  
9
YA4  
B1  
10  
1
OEA  
OEB  
OUTPUT  
ENABLES  
FUNCTION TABLE  
INPUTS  
19  
OUTPUTS  
YA, YB  
OEA, OEB  
A, B  
L
L
H
L
H
X
H
L
Z
6/97  
REV 0  
Motorola, Inc. 1997  

与MC74VHC240DW相关器件

型号 品牌 获取价格 描述 数据表
MC74VHC240DWR2 MOTOROLA

获取价格

Bus Driver, AHC/VHC Series, 2-Func, 4-Bit, Inverted Output, CMOS, PDSO20, PLASTIC, SOIC-20
MC74VHC240DWR2G ONSEMI

获取价格

Octal Bus Buffer/Line Driver Inverting with 3-State Outputs
MC74VHC240M ONSEMI

获取价格

Octal Bus Buffer/Line Driver
MC74VHC240M MOTOROLA

获取价格

AHC/VHC SERIES, DUAL 4-BIT DRIVER, INVERTED OUTPUT, PDSO20, EIAJ, PLASTIC, SOIC-20
MC74VHC240MEL ONSEMI

获取价格

AHC/VHC SERIES, DUAL 4-BIT DRIVER, INVERTED OUTPUT, PDSO20, EIAJ, PLASTIC, SOIC-20
MC74VHC240MR2 ONSEMI

获取价格

AHC/VHC SERIES, DUAL 4-BIT DRIVER, INVERTED OUTPUT, PDSO20, EIAJ, SOIC-20
MC74VHC240MR2 MOTOROLA

获取价格

AHC/VHC SERIES, DUAL 4-BIT DRIVER, INVERTED OUTPUT, PDSO20, EIAJ, PLASTIC, SOIC-20
MC74VHC244 ONSEMI

获取价格

Octal Bus Buffer
MC74VHC244_11 ONSEMI

获取价格

Octal Bus Buffer
MC74VHC244DT ONSEMI

获取价格

Octal Bus Buffer