Datasheet > MC74VHC1GT05DFT2

MC74VHC1GT05DFT2

更新时间： 2024-02-09 12:31:56

品牌	Logo	应用领域
乐山 - LRC		转换器电平转换器
页数	文件大小	规格书
4页	201K
描述
Noninverting Buffer/CMOS Logic Level Shifter

阅读下载

中文翻译

获取价格

数据手册

如果您发现信息不准确，欢迎纠错

MC74VHC1GT05DFT2 数据手册

LESHAN RADIO COMPANY, LTD.

Noninverting Buffer / CMOS Logic Level Shifter

with LSTTL–Compatible Inputs

MC74VHC1GT50

The MC74VHC1GT50 is a single gate noninverting buffer fabricated with silicon gate CMOS technology. It achieves high speed

operation similar to equivalent Bipolar Schottky TTL while maintaining CMOS low power dissipation.

The internal circuit is composed of three stages, including a buffer output which provides high noise immunity and stable output.

The device input is compatible with TTL–type input thresholds and the output has a full 5 V CMOS level output swing. The input

protection circuitry on this device allows overvoltage tolerance on the input, allowing the device to be used as a logic–level translator from

3.0 V CMOS logic to 5.0 V CMOS Logic or from 1.8 V CMOS logic to 3.0 V CMOS Logic while operating at the high–voltage power

supply.

The MC74VHC1GT50 input structure provides protection when voltages up to 7 V are applied, regardless of the supply voltage. This

allows the MC74VHC1GT50 to be used to interface 5 V circuits to 3 V circuits. The output structures also provide protection when

V _CC= 0 V. These input and output structures help prevent device destruction caused by supply voltage – input/output voltage mismatch,

battery backup, hot insertion, etc.

• High Speed: t _PD= 3.5 ns (Typ) at V _CC= 5 V

• Power Down Protection Provided on Inputs and Outputs

• Balanced Propagation Delays

• Low Power Dissipation: I _CC= 2 mA (Max) at T _A= 25°C

• TTL–Compatible Inputs: V _IL= 0.8 V; V _IH= 2.0 V

• Pin and Function Compatible with Other Standard Logic Families

• Chip Complexity: FETs = 104; Equivalent Gates = 26

• CMOS–Compatible Outputs: V _OH> 0.8 V _CC

V _OL< 0.1 V _CC@Load

;

MARKING DIAGRAMS

VL^d

SC–70/SC–88A/SOT–353

DF SUFFIX

CASE 419A

Pin 1

d = Date Code

Figure 1. Pinout (Top View)

VL^d

Figure 2. Logic Symbol

SOT–23/TSOP–5/SC–59

DT SUFFIX

CASE 483

Pin 1

d = Date Code

PIN ASSIGNMENT

FUNCTION TABLE

IN A

Inputs

Output

GND

OUT Y

V _CC

ORDERING INFORMATION

See detailed ordering and shipping information in the

package dimensions section on page 4 of this data sheet.

VHT50–1/4

12 3 4

中文翻译

下载PDF

与MC74VHC1GT05DFT2相关器件

型号	品牌	获取价格	描述	数据表
MC74VHC1GT05DFT2G	ONSEMI	获取价格	Single Inverter with Open Drain Output
MC74VHC1GT05DFT4	LRC	获取价格	Noninverting Buffer/CMOS Logic Level Shifter
MC74VHC1GT05DTT1	LRC	获取价格	Noninverting Buffer/CMOS Logic Level Shifter
MC74VHC1GT05DTT1G	ONSEMI	获取价格	Single Inverter with Open Drain Output
MC74VHC1GT05DTT3	LRC	获取价格	Noninverting Buffer/CMOS Logic Level Shifter
MC74VHC1GT05MU1TCG	ONSEMI	获取价格	Single Inverter with Open Drain Output
MC74VHC1GT05MU3TCG	ONSEMI	获取价格	Single Inverter with Open Drain Output
MC74VHC1GT05P5T5G	ONSEMI	获取价格	Single Inverter with Open Drain Output
MC74VHC1GT05XV5T2G	ONSEMI	获取价格	Single Inverter with Open Drain Output
MC74VHC1GT07DBVT1G	ONSEMI	获取价格	Single Non-Inverting Buffer

与MC74VHC1GT05DFT2相关文章

LM317T数据手册解读：产品特性、应用、封装与引脚详解
2024-06-14

14
一文带你了解?DB3二极管好坏判断、参数信息、替代推荐
2024-06-14

15
LM358DR数据手册：引脚说明、电气参数及替换型号推荐
2024-06-14

10
OP07CP数据手册解读：引脚信息、电子参数
2024-06-14

16

产品中心

服务支持

精选活动

关于我们

帮助中心

MC74VHC1GT05DFT2

MC74VHC1GT05DFT2 数据手册

与MC74VHC1GT05DFT2相关器件

与MC74VHC1GT05DFT2相关文章

您还可以找

产品中心

服务支持

精选活动

关于我们

帮助中心

MC74VHC1GT05DFT2

MC74VHC1GT05DFT2 数据手册

与MC74VHC1GT05DFT2相关器件

与MC74VHC1GT05DFT2相关文章

您还可以找

您在本页遇到什么问题？