Datasheet > MC74VHC1GT04_07

MC74VHC1GT04_07

更新时间： 2024-09-18 05:30:07

品牌	Logo	应用领域
安森美 - ONSEMI		转换器电平转换器
页数	文件大小	规格书
6页	73K
描述
Inverting Buffer / CMOS Logic Level Shifter CMOS Logic Level Shifter

阅读下载

中文翻译

获取价格

数据手册

如果您发现信息不准确，欢迎纠错

MC74VHC1GT04_07 数据手册

MC74VHC1GT04

Inverting Buffer /

CMOS Logic Level Shifter

LSTTL−Compatible Inputs

The MC74VHC1GT04 is a single gate inverting buffer fabricated

with silicon gate CMOS technology. It achieves high speed operation

similar to equivalent Bipolar Schottky TTL while maintaining CMOS

low power dissipation.

http://onsemi.com

MARKING

DIAGRAMS

The internal circuit is composed of three stages, including a buffer

output which provides high noise immunity and stable output.

The device input is compatible with TTL−type input thresholds and

the output has a full 5 V CMOS level output swing. The input protection

circuitry on this device allows overvoltage tolerance on the input,

allowing the device to be used as a logic−level translator from 3 V

CMOS logic to 5 V CMOS Logic or from 1.8 V CMOS logic to 3 V

CMOS Logic while operating at the high−voltage power supply.

The MC74VHC1GT04 input structure provides protection when

voltages up to 7.0 V are applied, regardless of the supply voltage. This

allows the MC74VHC1GT04 to be used to interface 5 V circuits to

3 V circuits. The output structures also provide protection

SC−88A

DF SUFFIX

CASE 419A

VK M G

TSOP−5

DT SUFFIX

CASE 483

VK M G

when V = 0 V. These input and output structures help prevent

device destruction caused by supply voltage − input/output voltage

mismatch, battery backup, hot insertion, etc.

VK = Device Code

= Date Code*

= Pb−Free Package

(Note: Microdot may be in either location)

Features

*Date Code orientation and/or position may vary

depending upon manufacturing location.

• High Speed: t = 3.8 ns (Typ) at V = 5 V

• Low Power Dissipation: I = 1 mA (Max) at T = 25°C

• TTL−Compatible Inputs: V = 0.8 V; V = 2 V

• CMOS−Compatible Outputs: V > 0.8 V ; V < 0.1 V @ Load

CC OL

PIN ASSIGNMENT

• Power Down Protection Provided on Inputs and Outputs

• Balanced Propagation Delays

• Pin and Function Compatible with Other Standard Logic Families

• Chip Complexity: FETs = 105; Equivalent Gates = 26

• Pb−Free Packages are Available

IN A

GND

OUT Y

FUNCTION TABLE

IN A

GND

A Input

Y Output

OUT Y

Figure 1. Pinout (Top View)

ORDERING INFORMATION

See detailed ordering and shipping information in the package

dimensions section on page 4 of this data sheet.

IN A

OUT Y

Figure 2. Logic Symbol

Semiconductor Components Industries, LLC, 2007

Publication Order Number:

February, 2007 − Rev. 14

MC74VHC1GT04/D

12 3 4 5 6

中文翻译

下载PDF

与MC74VHC1GT04_07相关器件

型号	品牌	获取价格	描述	数据表
MC74VHC1GT04DBVT1G	ONSEMI	获取价格	Single Inverter
MC74VHC1GT04DFT1	ETL	获取价格	Inverting Buffer / CMOS Logic Level Shifter with LSTTL-Compatible Inputs
MC74VHC1GT04DFT1	ONSEMI	获取价格	Inverting Buffer/CMOS Logic Level Shifter
MC74VHC1GT04DFT1	MOTOROLA	获取价格	AHC/VHC SERIES, 1-INPUT INVERT GATE, PDSO5, SC-70, SC-88A, SOT-353, 5 PIN
MC74VHC1GT04DFT1G	ONSEMI	获取价格	暂无描述
MC74VHC1GT04DFT2	ONSEMI	获取价格	Inverting Buffer / CMOS Logic Level Shifter CMOS Logic Level Shifter
MC74VHC1GT04DFT2	MOTOROLA	获取价格	AHC/VHC SERIES, 1-INPUT INVERT GATE, PDSO5, SC-70, SC-88A, SOT-353, 5 PIN
MC74VHC1GT04DFT2	ETL	获取价格	Inverting Buffer / CMOS Logic Level Shifter with LSTTL-Compatible Inputs
MC74VHC1GT04DFT2G	ONSEMI	获取价格	AHC/VHC SERIES, 1-INPUT INVERT GATE, PDSO5, SC-88A, SC-70, SOT-353, 5 PIN
MC74VHC1GT04DFT4	ETL	获取价格	Inverting Buffer / CMOS Logic Level Shifter with LSTTL-Compatible Inputs

与MC74VHC1GT04_07相关文章

摩尔斯微电子在美国约书亚树国家公园测试 Wi-Fi HaLow
2024-09-18

21
贸泽上架Tallysman TW5386智能GNSS天线
2024-09-18

18
SL74HC10N：高性能三输入与非门解析
2024-09-03

95
AIC1781A 电池充电控制器深度解析
2024-09-03

86

产品中心

服务支持

精选活动

关于我们

帮助中心

MC74VHC1GT04_07

MC74VHC1GT04_07 数据手册

与MC74VHC1GT04_07相关器件

与MC74VHC1GT04_07相关文章

您还可以找

产品中心

服务支持

精选活动

关于我们

帮助中心

MC74VHC1GT04_07

MC74VHC1GT04_07 数据手册

与MC74VHC1GT04_07相关器件

与MC74VHC1GT04_07相关文章

您还可以找

您在本页遇到什么问题？