5秒后页面跳转
MC74LVX240 PDF预览

MC74LVX240

更新时间: 2024-02-04 17:41:10
品牌 Logo 应用领域
安森美 - ONSEMI /
页数 文件大小 规格书
6页 162K
描述
LOW-VOLTAGE CMOS

MC74LVX240 技术参数

是否Rohs认证: 符合生命周期:Obsolete
零件包装代码:SOIC包装说明:SOP, SOP20,.3
针数:20Reach Compliance Code:unknown
HTS代码:8542.39.00.01Factory Lead Time:1 week
风险等级:5.11控制类型:ENABLE LOW
系列:LV/LV-A/LVX/HJESD-30 代码:R-PDSO-G20
JESD-609代码:e4长度:12.575 mm
负载电容(CL):50 pF逻辑集成电路类型:BUS DRIVER
最大I(ol):0.004 A位数:4
功能数量:2端口数量:2
端子数量:20最高工作温度:85 °C
最低工作温度:-40 °C输出特性:3-STATE
输出极性:INVERTED封装主体材料:PLASTIC/EPOXY
封装代码:SOP封装等效代码:SOP20,.3
封装形状:RECTANGULAR封装形式:SMALL OUTLINE
包装方法:RAIL峰值回流温度(摄氏度):260
电源:3.3 VProp。Delay @ Nom-Sup:11 ns
传播延迟(tpd):16 ns认证状态:Not Qualified
座面最大高度:2.05 mm子类别:Bus Driver/Transceivers
最大供电电压 (Vsup):3.6 V最小供电电压 (Vsup):2 V
标称供电电压 (Vsup):2.7 V表面贴装:YES
技术:CMOS温度等级:INDUSTRIAL
端子面层:Nickel/Palladium/Gold (Ni/Pd/Au)端子形式:GULL WING
端子节距:1.27 mm端子位置:DUAL
处于峰值回流温度下的最长时间:40宽度:5.275 mm
Base Number Matches:1

MC74LVX240 数据手册

 浏览型号MC74LVX240的Datasheet PDF文件第2页浏览型号MC74LVX240的Datasheet PDF文件第3页浏览型号MC74LVX240的Datasheet PDF文件第4页浏览型号MC74LVX240的Datasheet PDF文件第5页浏览型号MC74LVX240的Datasheet PDF文件第6页 
SEMICONDUCTOR TECHNICAL DATA  
The MC74LVX240 is an advanced high speed CMOS inverting 3–state  
octal bus buffer and has two active low output enables. It is also designed  
to work with 3–state memory address drivers, etc. The inputs tolerate  
voltages up to 7V, allowing the interface of 5V systems to 3V systems.  
High Speed: t  
= 4.3ns (Typ) at V  
= 3.3V  
PD  
Low Power Dissipation: I  
CC  
= 4µA (Max) at T = 25°C  
LOW–VOLTAGE CMOS  
CC  
A
Power Down Protection Provided on Inputs  
Balanced Propagation Delays  
Low Noise: V  
= 0.8V (Max)  
OLP  
Pin and Function Compatible with Other Standard Logic Families  
Latchup Performance Exceeds 300mA  
ESD Performance: HBM > 2000V; Machine Model > 200V  
DW SUFFIX  
20–LEAD SOIC PACKAGE  
CASE 751D–04  
V
2OE 1O0  
2D0  
17  
1O1  
16  
2D1  
15  
1O2  
14  
2D2  
13  
1O3  
12  
2D3  
11  
CC  
20  
19  
18  
DT SUFFIX  
20–LEAD TSSOP PACKAGE  
CASE 948E–02  
1
2
3
4
5
6
7
9
8
10  
1OE  
1D0  
2O0  
1D1  
2O1  
1D2  
2O2  
1D3  
2O3 GND  
Figure 1. 20–Lead Pinout (Top View)  
M SUFFIX  
20–LEAD SOIC EIAJ PACKAGE  
CASE 967–01  
1
2
4
6
8
19  
1OE  
1D0  
1D1  
1D2  
1D3  
2OE  
PIN NAMES  
18  
16  
14  
12  
17  
15  
13  
11  
3
5
7
9
1O0  
1O1  
1O2  
1O3  
2D0  
2D1  
2D2  
2D3  
2O0  
2O1  
2O2  
2O3  
Pins  
Function  
nOE  
1Dn, 2Dn  
1On, 2On  
Output Enable Inputs  
Data Inputs  
3–State Outputs  
FUNCTION TABLE  
INPUTS  
OUTPUTS  
1On, 2On  
1OE, 2OE  
1Dn, 2Dn  
Figure 2. Logic Diagram  
L
L
H
L
H
X
L
H
Z
6/97  
Motorola, Inc. 1997  
REV 0  

与MC74LVX240相关器件

型号 品牌 获取价格 描述 数据表
MC74LVX240_11 ONSEMI

获取价格

Octal Bus Buffer
MC74LVX240_14 ONSEMI

获取价格

Octal Bus Buffer
MC74LVX240DT MOTOROLA

获取价格

LOW-VOLTAGE CMOS
MC74LVX240DT ONSEMI

获取价格

LOW-VOLTAGE CMOS
MC74LVX240DTR2 ONSEMI

获取价格

Octal Bus Buffer Inverting With 5V−Tolerant Inputs
MC74LVX240DTR2 MOTOROLA

获取价格

LV/LV-A/LVX/H SERIES, DUAL 4-BIT DRIVER, INVERTED OUTPUT, PDSO20, PLASTIC, TSSOP-20
MC74LVX240DTR2G ONSEMI

获取价格

Octal Bus Buffer
MC74LVX240DW MOTOROLA

获取价格

LOW-VOLTAGE CMOS
MC74LVX240DW ONSEMI

获取价格

LOW-VOLTAGE CMOS
MC74LVX240DWR2 ONSEMI

获取价格

Octal Bus Buffer Inverting With 5V−Tolerant Inputs