5秒后页面跳转
MC74HCT125A PDF预览

MC74HCT125A

更新时间: 2024-11-18 11:07:51
品牌 Logo 应用领域
安森美 - ONSEMI /
页数 文件大小 规格书
8页 159K
描述
Quad 3-State Noninverting Buffer with LSTTL Compatible Inputs

MC74HCT125A 数据手册

 浏览型号MC74HCT125A的Datasheet PDF文件第2页浏览型号MC74HCT125A的Datasheet PDF文件第3页浏览型号MC74HCT125A的Datasheet PDF文件第4页浏览型号MC74HCT125A的Datasheet PDF文件第5页浏览型号MC74HCT125A的Datasheet PDF文件第6页浏览型号MC74HCT125A的Datasheet PDF文件第7页 
MC74HCT125A  
Quad 3-State Noninverting  
Buffer with LSTTL  
Compatible Inputs  
HighPerformance SiliconGate CMOS  
http://onsemi.com  
MARKING  
The MC74HCT125A is identical in pinout to the LS125. The device  
inputs are compatible with standard CMOS and LSTTL outputs.  
The MC74HCT125A noninverting buffer is designed to be used  
with 3state memory address drivers, clock drivers, and other  
busoriented systems. The devices have four separate output enables  
that are activelow.  
DIAGRAMS  
14  
1
PDIP14  
N SUFFIX  
CASE 646  
MC74HCT125AN  
AWLYYWWG  
14  
Features  
1
Output Drive Capability: 15 LSTTL Loads  
Outputs Directly Interface to CMOS, NMOS, and TTL  
Operating Voltage Range: 2.0 to 6.0 V  
14  
Low Input Current: 1.0 mA  
SOIC14  
D SUFFIX  
CASE 751A  
HCT125AG  
AWLYWW  
14  
High Noise Immunity Characteristic of CMOS Devices  
In Compliance with the JEDEC Standard No. 7A Requirements  
Chip Complexity: 72 FETs or 18 Equivalent Gates  
These are PbFree Devices  
1
1
14  
HCT  
TSSOP14  
DT SUFFIX  
CASE 948G  
PIN ASSIGNMENT  
LOGIC DIAGRAM  
14  
125A  
ALYWG  
OE1  
A1  
1
2
14  
13 OE4  
12  
V
ActiveLow Output Enables  
1
CC  
G
1
2
3
A1  
Y1  
Y2  
Y3  
Y1  
3
4
A4  
14  
1
OE2  
11 Y4  
1
5
OE1  
A2  
A2  
Y2  
5
6
7
10 OE3  
SOEIAJ14  
F SUFFIX  
CASE 965  
6
74HCT125A  
ALYWG  
14  
9
8
A3  
Y3  
1
GND  
4
9
OE2  
A3  
8
A
=
=
=
=
Assembly Location  
Wafer Lot  
Year  
FUNCTION TABLE  
L, WL  
Y, YY  
W, WW  
G
10  
12  
OE3  
A4  
HCT125A  
Work Week  
11  
Inputs Output  
Y4  
= PbFree Package  
= PbFree Package  
A
OE  
Y
G
13  
H
L
L
L
H
L
(Note: Microdot may be in either location)  
OE4  
X
H
Z
PIN 14 = V  
CC  
PIN 7 = GND  
ORDERING INFORMATION  
See detailed ordering and shipping information in the package  
dimensions section on page 3 of this data sheet.  
© Semiconductor Components Industries, LLC, 2009  
1
Publication Order Number:  
November, 2009 Rev. 1  
MC74HCT125A/D  

与MC74HCT125A相关器件

型号 品牌 获取价格 描述 数据表
MC74HCT125ADG ONSEMI

获取价格

Quad 3-State Noninverting Buffer with LSTTL Compatible Inputs
MC74HCT125ADR2G ONSEMI

获取价格

Quad 3-State Noninverting Buffer with LSTTL Compatible Inputs
MC74HCT125ADTG ONSEMI

获取价格

Quad 3-State Noninverting Buffer with LSTTL Compatible Inputs
MC74HCT125ADTR2G ONSEMI

获取价格

Quad 3-State Noninverting Buffer with LSTTL Compatible Inputs
MC74HCT125AFELG ONSEMI

获取价格

Quad 3-State Noninverting Buffer with LSTTL Compatible Inputs
MC74HCT125AFG ONSEMI

获取价格

Quad 3-State Noninverting Buffer with LSTTL Compatible Inputs
MC74HCT125ANG ONSEMI

获取价格

Quad 3-State Noninverting Buffer with LSTTL Compatible Inputs
MC74HCT132A ONSEMI

获取价格

Quad 2-Input NAND Gate with Schmitt-Trigger Inputs with LSTTL Compatible Inputs
MC74HCT132ADG ONSEMI

获取价格

Quad 2-Input NAND Gate with Schmitt-Trigger Inputs with LSTTL Compatible Inputs
MC74HCT132ADR2G ONSEMI

获取价格

Quad 2-Input NAND Gate with Schmitt-Trigger Inputs with LSTTL Compatible Inputs