5秒后页面跳转
MC74HC564DW PDF预览

MC74HC564DW

更新时间: 2024-11-20 23:01:35
品牌 Logo 应用领域
摩托罗拉 - MOTOROLA 总线驱动器总线收发器触发器逻辑集成电路光电二极管
页数 文件大小 规格书
6页 197K
描述
Octal 3-State Inverting D Flip-Flop

MC74HC564DW 技术参数

是否无铅: 含铅是否Rohs认证: 不符合
生命周期:Obsolete零件包装代码:SOIC
包装说明:SOP,针数:20
Reach Compliance Code:unknownHTS代码:8542.39.00.01
风险等级:5.49其他特性:BROADSIDE VERSION OF 534
系列:HC/UHJESD-30 代码:R-PDSO-G20
JESD-609代码:e0长度:12.8 mm
负载电容(CL):50 pF逻辑集成电路类型:BUS DRIVER
位数:8功能数量:1
端口数量:2端子数量:20
最高工作温度:125 °C最低工作温度:-55 °C
输出特性:3-STATE输出极性:INVERTED
封装主体材料:PLASTIC/EPOXY封装代码:SOP
封装形状:RECTANGULAR封装形式:SMALL OUTLINE
峰值回流温度(摄氏度):NOT SPECIFIED传播延迟(tpd):53 ns
认证状态:Not Qualified座面最大高度:2.65 mm
最大供电电压 (Vsup):6 V最小供电电压 (Vsup):2 V
标称供电电压 (Vsup):5 V表面贴装:YES
技术:CMOS温度等级:MILITARY
端子面层:Tin/Lead (Sn/Pb)端子形式:GULL WING
端子节距:1.27 mm端子位置:DUAL
处于峰值回流温度下的最长时间:NOT SPECIFIED宽度:7.5 mm
Base Number Matches:1

MC74HC564DW 数据手册

 浏览型号MC74HC564DW的Datasheet PDF文件第2页浏览型号MC74HC564DW的Datasheet PDF文件第3页浏览型号MC74HC564DW的Datasheet PDF文件第4页浏览型号MC74HC564DW的Datasheet PDF文件第5页浏览型号MC74HC564DW的Datasheet PDF文件第6页 
SEMICONDUCTOR TECHNICAL DATA  
High–Performance Silicon–Gate CMOS  
N SUFFIX  
PLASTIC PACKAGE  
CASE 738–03  
The MC74HC564 is identical in pinout to the LS564. The device inputs are  
compatible with standard CMOS outputs; with pullup resistors, they are  
compatible with LSTTL outputs.  
20  
1
This device is identical in function to the HC534A but has the flip–flop  
inputs on the opposite side of the package from the outputs to facilitate PC  
board layout.  
Data meeting the setup time is clocked, in inverted form, to the outputs  
with the rising edge of the Clock. The Output Enable input does not affect the  
states of the flip–flops, but when Output Enable is high, all device outputs are  
forced to the high–impedance state. Thus, data may be stored even when  
the outputs are not enabled.  
DW SUFFIX  
SOIC PACKAGE  
CASE 751D–04  
20  
1
ORDERING INFORMATION  
MC74HCXXXN  
MC74HCXXXDW  
Plastic  
SOIC  
The HC564 is the inverting version of the HC574A.  
Output Drive Capability: 15 LSTTL Loads  
Outputs Directly Interface to CMOS, NMOS, and TTL  
Operating Voltage Range: 2 to 6 V  
PIN ASSIGNMENT  
Low Input Current: 1 µA  
OUTPUT  
ENABLE  
1
20  
V
CC  
High Noise Immunity Characteristic of CMOS Devices  
In Compliance with the Requirements Defined by JEDEC Standard  
No. 7A  
D0  
2
3
4
19  
18  
17  
Q0  
Q1  
Q2  
D1  
D2  
Chip Complexity: 282 FETs or 70.5 Equivalent Gates  
D3  
D4  
5
16  
15  
14  
13  
12  
11  
Q3  
6
Q4  
LOGIC DIAGRAM  
D5  
7
Q5  
D6  
8
Q6  
2
3
4
5
6
7
8
19  
18  
17  
16  
15  
14  
13  
D0  
D1  
Q0  
Q1  
D7  
9
Q7  
GND  
10  
CLOCK  
D2  
D3  
D4  
D5  
D6  
Q2  
Q3  
Q4  
Q5  
Q6  
DATA  
INPUTS  
INVERTING  
OUTPUTS  
FUNCTION TABLE  
Inputs  
Output  
9
11  
1
12  
Output  
Enable Clock  
D7  
Q7  
D
Q
CLOCK  
L
L
L
H
L
X
X
L
PIN 20 = V  
CC  
PIN 10 = GND  
H
No Change  
Z
OUTPUT  
ENABLE  
L,H,  
X
H
X = don’t care  
Z = high impedance  
10/95  
REV 6  
Motorola, Inc. 1995  

与MC74HC564DW相关器件

型号 品牌 获取价格 描述 数据表
MC74HC564DWDS MOTOROLA

获取价格

D Flip-Flop, 8-Func, Positive Edge Triggered, CMOS, PDSO20
MC74HC564DWS MOTOROLA

获取价格

IC,FLIP-FLOP,OCTAL,D TYPE,HC-CMOS,SOP,20PIN,PLASTIC
MC74HC564J MOTOROLA

获取价格

D Flip-Flop, 8-Func, Positive Edge Triggered, CMOS, CDIP20
MC74HC564JD MOTOROLA

获取价格

D Flip-Flop, 8-Func, Positive Edge Triggered, CMOS, CDIP20
MC74HC564JDS MOTOROLA

获取价格

D Flip-Flop, 8-Func, Positive Edge Triggered, CMOS, CDIP20
MC74HC564N MOTOROLA

获取价格

Octal 3-State Inverting D Flip-Flop
MC74HC564NS MOTOROLA

获取价格

D Flip-Flop, 8-Func, Positive Edge Triggered, CMOS, PDIP20
MC74HC573A MOTOROLA

获取价格

Octal 3-State Noninverting Transparent Latch
MC74HC573A ONSEMI

获取价格

Octal 3-State Noninverting Transparent Latch
MC74HC573A_05 ONSEMI

获取价格

Octal 3−State Noninverting Transparent Latch High−Performance Silicon−Ga