5秒后页面跳转
MC74HC4514 PDF预览

MC74HC4514

更新时间: 2024-09-23 23:01:35
品牌 Logo 应用领域
摩托罗拉 - MOTOROLA 解码器解复用器
页数 文件大小 规格书
9页 247K
描述
1-of-16 Decoder/Demultiplexer with Address Latch

MC74HC4514 数据手册

 浏览型号MC74HC4514的Datasheet PDF文件第2页浏览型号MC74HC4514的Datasheet PDF文件第3页浏览型号MC74HC4514的Datasheet PDF文件第4页浏览型号MC74HC4514的Datasheet PDF文件第5页浏览型号MC74HC4514的Datasheet PDF文件第6页浏览型号MC74HC4514的Datasheet PDF文件第7页 
SEMICONDUCTOR TECHNICAL DATA  
High–Performance Silicon–Gate CMOS  
N SUFFIX  
PLASTIC PACKAGE  
CASE 724–03  
The MC74HC4514 is identical in pinout to the MC14514B metal–gate  
CMOS device. The device inputs are compatible with standard CMOS  
outputs, with pullup resistors; they are compatible with LSTTL outputs.  
This device consists of a 4–bit storage latch with a Latch Enable and Chip  
Select input. When a low signal is applied to the Latch Enable input, the  
Address is stored, and decoded. When the Chip Select input is high, all  
sixteen outputs are forced to a low level.  
24  
1
DW SUFFIX  
SOIC PACKAGE  
CASE 751E–04  
24  
1
The Chip Select input is provided to facilitate the chip–select, demultiplex-  
ing, and cascading functions.  
ORDERING INFORMATION  
The demultiplexing function is accomplished by using the Address inputs  
to select the desired device output, and then by using the Chip Select as a  
data input.  
MC74HCXXXXN  
MC74HCXXXXDW  
Plastic  
SOIC  
Output Drive Capability: 10 LSTTL Loads  
Outputs Directly Interface to CMOS, NMOS, and TTL  
Operating Voltage Range: 2 to 6 V  
PIN ASSIGNMENT  
Low Input Current: 1 µA  
LATCH  
1
2
3
4
5
6
24  
23  
22  
21  
20  
19  
V
CC  
ENABLE  
High Noise Immunity Characteristic of CMOS Devices  
In Compliance with the Requirements Defined by JEDEC Standard  
No. 7A  
CHIP  
A0  
A1  
Y7  
Y6  
Y5  
SELECT  
A3  
Chip Complexity: 268 FETs or 67 Equivalent Gates  
A2  
Y10  
Y11  
LOGIC DIAGRAM  
Y4  
Y3  
7
18  
17  
16  
15  
14  
13  
Y8  
8
Y9  
11  
Y1  
9
Y14  
Y15  
Y12  
Y13  
Y0  
9
Y1  
Y2  
10  
11  
12  
10  
Y2  
8
Y0  
Y3  
7
Y4  
6
GND  
2
3
Y5  
Y6  
Y7  
Y8  
Y9  
A0  
A1  
A2  
A3  
5
4
BINARY  
ADDRESS  
INPUTS  
4–BIT  
STORAGE  
LATCH  
4–TO–16  
LINE  
DECODER  
ACTIVE–HIGH  
OUTPUTS  
18  
17  
20  
19  
14  
13  
16  
21  
Y10  
Y11  
Y12  
LATCH  
1
Y13  
Y14  
Y15  
ENABLE  
15  
CHIP  
SELECT  
PIN 24 = V  
CC  
PIN 12 = GND  
10/95  
REV 6  
Motorola, Inc. 1995  

与MC74HC4514相关器件

型号 品牌 获取价格 描述 数据表
MC74HC4514DW MOTOROLA

获取价格

1-of-16 Decoder/Demultiplexer with Address Latch
MC74HC4514DWD MOTOROLA

获取价格

Decoder/Driver, CMOS, PDSO24
MC74HC4514DWDS MOTOROLA

获取价格

Decoder/Driver, CMOS, PDSO24
MC74HC4514DWR2 MOTOROLA

获取价格

HC/UH SERIES, OTHER DECODER/DRIVER, TRUE OUTPUT, PDSO24, 0.300 INCH, PLASTIC, SOIC-24
MC74HC4514J MOTOROLA

获取价格

Decoder/Driver, CMOS, CDIP24
MC74HC4514N MOTOROLA

获取价格

1-of-16 Decoder/Demultiplexer with Address Latch
MC74HC4514ND MOTOROLA

获取价格

HC/UH SERIES, OTHER DECODER/DRIVER, TRUE OUTPUT, PDIP24, 724-03
MC74HC4514NS MOTOROLA

获取价格

Decoder/Driver, CMOS, PDIP24
MC74HC4520JDS MOTOROLA

获取价格

Binary Counter, Synchronous, Up Direction, CMOS, CDIP16
MC74HC4520N MOTOROLA

获取价格

IC,COUNTER,UP,4-BIT BINARY,HC-CMOS,DIP,16PIN,PLASTIC