5秒后页面跳转
MC74HC4049D PDF预览

MC74HC4049D

更新时间: 2024-11-21 05:27:15
品牌 Logo 应用领域
摩托罗拉 - MOTOROLA /
页数 文件大小 规格书
6页 181K
描述
Hex Buffers/Logic-Level Down Converters

MC74HC4049D 技术参数

是否Rohs认证: 不符合生命周期:Obsolete
包装说明:SOP,Reach Compliance Code:unknown
HTS代码:8542.39.00.01风险等级:5.87
其他特性:CMOS-TTL LEVEL TRANSLATOR系列:HC/UH
JESD-30 代码:R-PDSO-G16JESD-609代码:e0
长度:9.9 mm负载电容(CL):50 pF
逻辑集成电路类型:INVERTER功能数量:6
输入次数:1端子数量:16
最高工作温度:125 °C最低工作温度:-55 °C
封装主体材料:PLASTIC/EPOXY封装代码:SOP
封装形状:RECTANGULAR封装形式:SMALL OUTLINE
峰值回流温度(摄氏度):NOT SPECIFIED传播延迟(tpd):26 ns
认证状态:Not Qualified座面最大高度:1.75 mm
最大供电电压 (Vsup):6 V最小供电电压 (Vsup):2 V
标称供电电压 (Vsup):5 V表面贴装:YES
技术:CMOS温度等级:MILITARY
端子面层:Tin/Lead (Sn/Pb)端子形式:GULL WING
端子节距:1.27 mm端子位置:DUAL
处于峰值回流温度下的最长时间:NOT SPECIFIED宽度:3.9 mm
Base Number Matches:1

MC74HC4049D 数据手册

 浏览型号MC74HC4049D的Datasheet PDF文件第2页浏览型号MC74HC4049D的Datasheet PDF文件第3页浏览型号MC74HC4049D的Datasheet PDF文件第4页浏览型号MC74HC4049D的Datasheet PDF文件第5页浏览型号MC74HC4049D的Datasheet PDF文件第6页 
SEMICONDUCTOR TECHNICAL DATA  
High–Performance Silicon–Gate CMOS  
The MC54/74HC4049 consists of six inverting buffers, and the  
MC54/74HC4050 consists of six noninverting buffers. They are identical in  
pinout to the MC14049UB and MC14050B metal–gate CMOS buffers. The  
device inputs are compatible with standard CMOS outputs; with pullup  
resistors, they are compatible with LSTTL outputs.  
J SUFFIX  
CERAMIC PACKAGE  
CASE 620–10  
16  
1
The input protection circuitry on these devices has been modified by  
eliminating the V  
diodes to allow the use of input voltages up to 15 volts.  
CC  
N SUFFIX  
PLASTIC PACKAGE  
CASE 648–08  
Thus, the devices may be used as logic–level translators that convert from a  
high voltage to a low voltage while operating at the low–voltage power  
supply. They allow MC14000–series CMOS operating up to 15 volts to be  
interfaced with High–Speed CMOS at 2 to 6 volts. The protection diodes to  
GND are Zener diodes, which protect the inputs from both positive and  
negative voltage transients.  
16  
1
D SUFFIX  
16  
SOIC PACKAGE  
CASE 751B–05  
Output Drive Capability: 10 LSTTL Loads  
Outputs Directly Interface to CMOS, NMOS, and TTL  
Operating Voltage Range: 2 to 6 V  
1
Low Input Current: 5 µA  
ORDERING INFORMATION  
High Noise Immunity Characteristic of CMOS Devices  
In Compliance with the Requirements Defined by JEDEC Standard  
No. 7A  
MC54HCXXXXJ  
MC74HCXXXXN  
MC74HCXXXXD  
Ceramic  
Plastic  
SOIC  
Chip Complexity: 36 FETs or 9 Equivalent Gates (4049)  
24 FETs or 6 Equivalent Gates (4050)  
PIN ASSIGNMENT  
LOGIC DIAGRAMS  
V
1
2
16  
15  
NC  
Y5  
A5  
NC  
Y4  
A4  
Y3  
A3  
CC  
Y0  
HC4049  
HC4050  
(INVERTING BUFFER)  
(NONINVERTING BUFFER)  
A0  
Y1  
A1  
Y2  
A2  
3
4
5
6
7
8
14  
13  
12  
11  
10  
9
2
3
5
7
2
4
6
A0  
A1  
A2  
Y0  
Y1  
Y2  
A0  
A1  
A2  
Y0  
Y1  
Y2  
4
GND  
7
6
10  
12  
15  
NC = NO CONNECTION  
9
9
10  
12  
15  
A3  
A4  
A5  
Y3  
Y4  
A3  
A4  
A5  
Y3  
Y4  
Y5  
FUNCTION TABLE  
Y Outputs  
11  
14  
11  
14  
A
Input  
HC4049 HC4060  
L
H
H
L
L
H
Y5  
PIN 1 = V  
CC  
PIN 8 = GND  
PINS 13, 16 = NO CONNECTION  
10/95  
REV 6  
Motorola, Inc. 1995  

与MC74HC4049D相关器件

型号 品牌 获取价格 描述 数据表
MC74HC4049DD MOTOROLA

获取价格

HC/UH SERIES, HEX 1-INPUT INVERT GATE, PDSO16, SOIC-16
MC74HC4049DDR2 MOTOROLA

获取价格

HC/UH SERIES, HEX 1-INPUT INVERT GATE, PDSO16, SOIC-16
MC74HC4049DDS MOTOROLA

获取价格

Inverter, CMOS, PDSO16
MC74HC4049DR2 MOTOROLA

获取价格

Inverter, HC/UH Series, 6-Func, 1-Input, CMOS, PDSO16, PLASTIC, SOIC-16
MC74HC4049DS MOTOROLA

获取价格

暂无描述
MC74HC4049J MOTOROLA

获取价格

Inverter, CMOS, CDIP16
MC74HC4049JDS MOTOROLA

获取价格

IC,LOGIC GATE,HEX INVERTER,HC-CMOS,DIP,16PIN,CERAMIC
MC74HC4049JS MOTOROLA

获取价格

Inverter, CMOS, CDIP16
MC74HC4049N MOTOROLA

获取价格

HC/UH SERIES, HEX 1-INPUT INVERT GATE, PDIP16, PLASTIC, DIP-16
MC74HC4049NDS MOTOROLA

获取价格

Inverter, CMOS, PDIP16