5秒后页面跳转
捷配首页

Datasheet > 信号电路 > 锁相环或频率合成电路> MC74HC4046ADTR2
MC74HC4046ADTR2 PDF预览

MC74HC4046ADTR2

更新时间： 2024-11-02 05:27:15
品牌 Logo 应用领域
安森美 - ONSEMI 信号电路锁相环或频率合成电路光电二极管
页数 文件大小 规格书
18页 167K
描述
Phase−Locked Loop

阅读下载

中文翻译

获取价格

MC74HC4046ADTR2 技术参数

是否Rohs认证： 符合生命周期：Obsolete
零件包装代码：TSSOP包装说明：TSSOP, TSSOP16,.25
针数：16Reach Compliance Code：unknown
HTS代码：8542.39.00.01风险等级：5.4
模拟集成电路 - 其他类型：PHASE LOCKED LOOPJESD-30 代码：R-PDSO-G16
JESD-609代码：e4长度：5 mm
湿度敏感等级：1功能数量：1
端子数量：16最高工作温度：125 °C
最低工作温度：-55 °C封装主体材料：PLASTIC/EPOXY
封装代码：TSSOP封装等效代码：TSSOP16,.25
封装形状：RECTANGULAR封装形式：SMALL OUTLINE, THIN PROFILE, SHRINK PITCH
峰值回流温度（摄氏度）：260电源：2/6 V
认证状态：Not Qualified座面最大高度：1.2 mm
子类别：PLL or Frequency Synthesis Circuits最大供电电压 (Vsup)：6 V
最小供电电压 (Vsup)：2 V标称供电电压 (Vsup)：4.5 V
表面贴装：YES技术：CMOS
温度等级：MILITARY端子面层：Nickel/Palladium/Gold (Ni/Pd/Au)
端子形式：GULL WING端子节距：0.65 mm
端子位置：DUAL处于峰值回流温度下的最长时间：40
宽度：4.4 mmBase Number Matches：1

MC74HC4046ADTR2 数据手册

 浏览型号MC74HC4046ADTR2的Datasheet PDF文件第2页浏览型号MC74HC4046ADTR2的Datasheet PDF文件第3页浏览型号MC74HC4046ADTR2的Datasheet PDF文件第4页浏览型号MC74HC4046ADTR2的Datasheet PDF文件第5页浏览型号MC74HC4046ADTR2的Datasheet PDF文件第6页浏览型号MC74HC4046ADTR2的Datasheet PDF文件第7页 
MC74HC4046A  
Phase−Locked Loop  
High−Performance Silicon−Gate CMOS  
The MC74HC4046A is similar in function to the MC14046 Metal  
gate CMOS device. The device inputs are compatible with standard  
CMOS outputs; with pullup resistors, they are compatible with  
LSTTL outputs.  
The HC4046A phase−locked loop contains three phase  
comparators, a voltage−controlled oscillator (VCO) and unity gain  
http://onsemi.com  
MARKING  
DIAGRAMS  
op−amp DEM  
. The comparators have two common signal inputs,  
OUT  
16  
COMP , and SIG . Input SIG and COMP can be used directly  
IN  
IN  
IN  
IN  
PDIP−16  
N SUFFIX  
CASE 648  
coupled to large voltage signals, or indirectly coupled (with a series  
capacitor to small voltage signals). The self−bias circuit adjusts small  
voltage signals in the linear region of the amplifier. Phase comparator  
MC74HC4046AN  
AWLYYWWG  
16  
1
1
1 (an exclusive OR gate) provides a digital error signal PC1  
and  
OUT  
maintains 90 degrees phase shift at the center frequency between  
SIG and COMP signals (both at 50% duty cycle). Phase  
16  
IN  
IN  
SOIC−16  
D SUFFIX  
CASE 751B  
comparator 2 (with leading−edge sensing logic) provides digital error  
signals PC2 and PCP and maintains a 0 degree phase shift  
HC4046AG  
AWLYWW  
16  
OUT  
OUT  
between SIG and COMP signals (duty cycle is immaterial). The  
1
IN  
IN  
1
linear VCO produces an output signal VCO  
whose frequency is  
OUT  
determined by the voltage of input VCO signal and the capacitor  
and resistors connected to pins C1A, C1B, R1 and R2. The unity gain  
IN  
16  
op−amp output DEM  
with an external resistor is used where the  
OUT  
TSSOP−16  
DT SUFFIX  
CASE 948F  
HC40  
46A  
16  
VCO signal is needed but no loading can be tolerated. The inhibit  
IN  
ALYWG  
input, when high, disables the VCO and all op−amps to minimize  
standby power consumption.  
Applications include FM and FSK modulation and demodulation,  
frequency synthesis and multiplication, frequency discrimination,  
tone decoding, data synchronization and conditioning,  
voltage−to−frequency conversion and motor speed control.  
1
G
1
16  
1
SOEIAJ−16  
F SUFFIX  
CASE 966  
16  
74HC4046A  
ALYWG  
Features  
1
• Output Drive Capability: 10 LSTTL Loads  
• Low Power Consumption Characteristic of CMOS Devices  
• Operating Speeds Similar to LSTTL  
A
L, WL  
Y, YY  
= Assembly Location  
= Wafer Lot  
= Year  
• Wide Operating Voltage Range: 3.0 to 6.0 V  
• Low Input Current: 1.0 mA Maximum (except SIG and COMP )  
IN  
IN  
W, WW = Work Week  
G
= Pb−Free Package  
= Pb−Free Package  
• In Compliance with the Requirements Defined by JEDEC Standard  
No. 7A  
G
(Note: Microdot may be in either location)  
• Low Quiescent Current: 80 mA Maximum (VCO disabled)  
• High Noise Immunity Characteristic of CMOS Devices  
• Diode Protection on all Inputs  
• Chip Complexity: 279 FETs or 70 Equivalent Gates  
• Pb−Free Packages are Available*  
ORDERING INFORMATION  
See detailed ordering and shipping information in the package  
dimensions section on page 5 of this data sheet.  
*For additional information on our Pb−Free strategy and soldering details, please  
download the ON Semiconductor Soldering and Mounting Techniques  
Reference Manual, SOLDERRM/D.  
©
Semiconductor Components Industries, LLC, 2005  
1
Publication Order Number:  
June, 2005 − Rev. 8  
MC74HC4046A/D  
1234567...18

中文翻译

下载PDF

MC74HC4046ADTR2 替代型号

型号 品牌 替代类型 描述 数据表
MC74HC4046ADTR2G ONSEMI

完全替代

 Phase−Locked Loop
MC74HC4046ADT ONSEMI

完全替代

 Phase−Locked Loop
MC74HC4046ADTG ONSEMI

类似代替

 Phase−Locked Loop

与MC74HC4046ADTR2相关器件

型号 品牌 获取价格 描述 数据表
MC74HC4046ADTR2G ONSEMI

获取价格

 		Phase−Locked Loop
MC74HC4046AF ONSEMI

获取价格

 		Phase-Locked Loop
MC74HC4046AFEL ONSEMI

获取价格

 		Phase-Locked Loop
MC74HC4046AFELG ONSEMI

获取价格

 		Phase−Locked Loop
MC74HC4046AFG ONSEMI

获取价格

 		Phase−Locked Loop
MC74HC4046AFR1 ONSEMI

获取价格

 		PHASE LOCKED LOOP, PDSO16, SOEIAJ-16
MC74HC4046AFR2 ONSEMI

获取价格

 		PHASE LOCKED LOOP, PDSO16, SOEIAJ-16
MC74HC4046AN ONSEMI

获取价格

 		Phase-Locked Loop
MC74HC4046AND MOTOROLA

获取价格

 		PLL/Frequency Synthesis Circuit, CMOS, PDIP16
MC74HC4046ANG ONSEMI

获取价格

 		Phase−Locked Loop

与MC74HC4046ADTR2相关文章

您还可以找


热门产品
PCB打样/小批量
铝基板
BOM智能配单
PCBA制造
钣金
精密CNC
模具注塑
薄膜开关
精选活动
PCBA打样特惠
四六层板品质升级
铝基板品质升级
一体化电子制造
DFM下载
服务支持
企业认证
产品展示
工厂展示
工艺能力
积分商城
关于捷配
捷配简介
企业文化
公司动态
人才招聘
联系我们
帮助中心
下单流程
付款流程
开票流程
常见问题
全球PCB制造服务专线 400-613-0088

工作时间：9:00-21:00

CEO邮箱：ceo@jiepei.com

投诉邮箱：tousu@jiepei.com

捷配网-微信公众号 微信公众号
捷配网-微信公众号 抖音公众号
资质认证：
合作快递：
支付方式：
Copyright © 2024 Jiepei.com Inc. All Rights Reserved. 版权所有:杭州捷配信息科技有限公司 浙公网安备 33010502006866号 浙ICP备10014259号-119 营业执照ICP证