5秒后页面跳转
MC74HC08ANG PDF预览

MC74HC08ANG

更新时间: 2024-09-29 05:09:59
品牌 Logo 应用领域
安森美 - ONSEMI 栅极触发器逻辑集成电路光电二极管
页数 文件大小 规格书
9页 140K
描述
Quad 2−Input AND Gate High−Performance Silicon−Gate CMOS

MC74HC08ANG 技术参数

是否无铅: 不含铅是否Rohs认证: 符合
生命周期:Obsolete零件包装代码:DIP
包装说明:LEAD FREE, PLASTIC, DIP-14针数:14
Reach Compliance Code:unknownECCN代码:EAR99
HTS代码:8542.39.00.01Factory Lead Time:1 week
风险等级:5.08Is Samacsys:N
系列:HC/UHJESD-30 代码:R-PDIP-T14
JESD-609代码:e3长度:18.86 mm
负载电容(CL):50 pF逻辑集成电路类型:AND GATE
最大I(ol):0.004 A功能数量:4
输入次数:2端子数量:14
最高工作温度:125 °C最低工作温度:-55 °C
封装主体材料:PLASTIC/EPOXY封装代码:DIP
封装等效代码:DIP14,.3封装形状:RECTANGULAR
封装形式:IN-LINE峰值回流温度(摄氏度):260
电源:2/6 VProp。Delay @ Nom-Sup:22 ns
传播延迟(tpd):110 ns认证状态:Not Qualified
施密特触发器:NO座面最大高度:4.69 mm
子类别:Gates最大供电电压 (Vsup):6 V
最小供电电压 (Vsup):2 V标称供电电压 (Vsup):3 V
表面贴装:NO技术:CMOS
温度等级:MILITARY端子面层:Matte Tin (Sn) - annealed
端子形式:THROUGH-HOLE端子节距:2.54 mm
端子位置:DUAL处于峰值回流温度下的最长时间:40
宽度:7.62 mmBase Number Matches:1

MC74HC08ANG 数据手册

 浏览型号MC74HC08ANG的Datasheet PDF文件第2页浏览型号MC74HC08ANG的Datasheet PDF文件第3页浏览型号MC74HC08ANG的Datasheet PDF文件第4页浏览型号MC74HC08ANG的Datasheet PDF文件第5页浏览型号MC74HC08ANG的Datasheet PDF文件第6页浏览型号MC74HC08ANG的Datasheet PDF文件第7页 
MC74HC08A  
Quad 2−Input AND Gate  
HighPerformance SiliconGate CMOS  
The MC74HC08A is identical in pinout to the LS08. The device  
inputs are compatible with Standard CMOS outputs; with pullup  
resistors, they are compatible with LSTTL outputs.  
http://onsemi.com  
MARKING  
Features  
Output Drive Capability: 10 LSTTL Loads  
Outputs Directly Interface to CMOS, NMOS and TTL  
Operating Voltage Range: 2.0 to 6.0 V  
DIAGRAMS  
14  
PDIP14  
N SUFFIX  
CASE 646  
Low Input Current: 1 mA  
MC74HC08AN  
AWLYYWWG  
14  
High Noise Immunity Characteristic of CMOS Devices  
In Compliance With the JEDEC Standard No. 7A Requirements  
Chip Complexity: 24 FETs or 6 Equivalent Gates  
PbFree Packages are Available  
1
1
14  
SOIC14  
D SUFFIX  
CASE 751A  
HC08AG  
AWLYWW  
14  
LOGIC DIAGRAM  
1
1
1
A1  
3
Y1  
2
B1  
14  
4
A2  
HC  
08  
6
TSSOP14  
DT SUFFIX  
CASE 948G  
14  
Y2  
5
B2  
ALYW G  
1
Y = AB  
G
9
A3  
1
8
Y3  
10  
B3  
12  
A
= Assembly Location  
WL or L = Wafer Lot  
YY or Y = Year  
WW or W = Work Week  
A4  
11  
Y4  
13  
B4  
G or G  
= PbFree Package  
(Note: Microdot may be in either location)  
PIN 14 = V  
CC  
PIN 7 = GND  
FUNCTION TABLE  
Pinout: 14Lead Packages (Top View)  
Inputs  
Output  
Y
V
CC  
B4  
13  
A4  
12  
Y4  
11  
B3  
10  
A3  
9
Y3  
8
A
B
14  
L
L
L
H
L
L
L
H
H
L
H
H
1
2
3
4
5
6
7
ORDERING INFORMATION  
See detailed ordering and shipping information in the package  
dimensions section on page 3 of this data sheet.  
A1  
B1  
Y1  
A2  
B2  
Y2 GND  
© Semiconductor Components Industries, LLC, 2006  
1
Publication Order Number:  
October, 2006 Rev. 10  
MC74HC08A/D  
 

MC74HC08ANG 替代型号

型号 品牌 替代类型 描述 数据表
SN74HC08N TI

功能相似

QUADRUPLE 2-INPUT POSITIVE-AND GATES
MM74HC08MX FAIRCHILD

功能相似

Quad 2-Input AND Gate
CD74HC08E TI

功能相似

High-Speed CMOS Logic Quad 2-Input AND Gate

与MC74HC08ANG相关器件

型号 品牌 获取价格 描述 数据表
MC74HC10 MOTOROLA

获取价格

Triple 3-Input NAND Gate
MC74HC107 MOTOROLA

获取价格

Dual J-K Flip-Flop with Reset
MC74HC107D MOTOROLA

获取价格

Dual J-K Flip-Flop with Reset
MC74HC107DD MOTOROLA

获取价格

暂无描述
MC74HC107DR2 MOTOROLA

获取价格

J-K Flip-Flop, HC/UH Series, 2-Func, Negative Edge Triggered, 2-Bit, Complementary Output,
MC74HC107N MOTOROLA

获取价格

Dual J-K Flip-Flop with Reset
MC74HC107ND MOTOROLA

获取价格

暂无描述
MC74HC107NS MOTOROLA

获取价格

暂无描述
MC74HC109D MOTOROLA

获取价格

Dual J-K Flip-Flop with Set and Reset
MC74HC109DDR2 MOTOROLA

获取价格

HC/UH SERIES, DUAL POSITIVE EDGE TRIGGERED J-KBAR FLIP-FLOP, COMPLEMENTARY OUTPUT, PDSO16,