5秒后页面跳转
MC74F112N PDF预览

MC74F112N

更新时间: 2024-09-23 22:54:55
品牌 Logo 应用领域
摩托罗拉 - MOTOROLA 触发器
页数 文件大小 规格书
3页 71K
描述
DUAL JK NEGATIVE EDGE-TRIGGERED FLIP-FLOP

MC74F112N 技术参数

是否Rohs认证: 不符合生命周期:Obsolete
零件包装代码:DIP包装说明:DIP,
针数:16Reach Compliance Code:unknown
HTS代码:8542.39.00.01风险等级:5.22
其他特性:FMAX = 110MHZ AT TA = 25DEGREES系列:F/FAST
JESD-30 代码:R-PDIP-T16JESD-609代码:e0
长度:19.175 mm负载电容(CL):50 pF
逻辑集成电路类型:J-K FLIP-FLOP位数:2
功能数量:2端子数量:16
最高工作温度:70 °C最低工作温度:
输出极性:COMPLEMENTARY封装主体材料:PLASTIC/EPOXY
封装代码:DIP封装形状:RECTANGULAR
封装形式:IN-LINE峰值回流温度(摄氏度):NOT SPECIFIED
最大电源电流(ICC):19 mA传播延迟(tpd):7.5 ns
认证状态:Not Qualified座面最大高度:4.44 mm
最大供电电压 (Vsup):5.5 V最小供电电压 (Vsup):4.5 V
标称供电电压 (Vsup):5 V表面贴装:NO
技术:TTL温度等级:COMMERCIAL
端子面层:Tin/Lead (Sn/Pb)端子形式:THROUGH-HOLE
端子节距:2.54 mm端子位置:DUAL
处于峰值回流温度下的最长时间:NOT SPECIFIED触发器类型:NEGATIVE EDGE
宽度:7.62 mmBase Number Matches:1

MC74F112N 数据手册

 浏览型号MC74F112N的Datasheet PDF文件第2页浏览型号MC74F112N的Datasheet PDF文件第3页 
MC74F112  
DUAL JK NEGATIVE  
EDGE-TRIGGERED FLIP-FLOP  
The MC74F112 contains two independent, high-speed JK flip-flops with Di-  
rect Set and Clear inputs. Synchronous state changes are initiated by the fal-  
ling edge of the clock. Triggering occurs at a voltage level of the clock and is  
not directly related to the transition time. The J and K inputs can change when  
the clock is in either state without affecting the flip-flop, provided that they are  
in the desired state during the recommended setup and hold times relative to  
DUAL JK NEGATIVE  
EDGE-TRIGGERED FLIP-FLOP  
FAST SCHOTTKY TTL  
thefalling edge of the clock. A LOW signal on S or C prevents clocking and  
D
D
forces Q or Q HIGH, respectively. Simultaneous LOW signals on S and C  
D
D
force both Q and Q HIGH.  
CONNECTION DIAGRAM  
J SUFFIX  
CERAMIC  
CASE 620-09  
V
C
C
CP  
K
J
S
Q
2
CC  
D1  
D2  
2
2
2
D2  
16  
15  
14  
13  
11  
10  
9
12  
16  
1
C
S
D
D
K
Q
Q
J
Q
Q
CP  
J
CP  
K
N SUFFIX  
S
C
D
D
PLASTIC  
CASE 648-08  
16  
5
1
CP  
2
3
4
6
7
8
1
GND  
K
J
S
Q
Q
Q
2
1
1
1
D1  
1
1
D SUFFIX  
SOIC  
CASE 751B-03  
FUNCTION TABLE (Each Half)  
Inputs  
16  
Output  
1
@ t  
@ t + 1  
n
n
J
K
Q
ORDERING INFORMATION  
L
L
L
H
L
Q
n
MC74FXXXJ  
Ceramic  
L
MC74FXXXN Plastic  
MC74FXXXD SOIC  
H
H
H
H
Q
n
Asynchronous Inputs:  
LOW Input to S sets Q to HIGH level  
D
LOGIC SYMBOL  
LOW Input to C sets Q to LOW level  
D
Clear and Set are independent of clock  
Simultaneous LOW on C and S makes both Q and Q HIGH  
4
10  
D
D
S
H = HIGH Voltage Level  
L = LOW Voltage Level  
S
D
D
J
J
3
1
2
Q
Q
5
Q
Q
11  
13  
9
t
t
= Bit time before clock pulse  
+ 1 = Bit time after clock pulse  
n
n
CP  
CP  
K
6
K
12  
7
C
D
15  
14  
V
= PIN 16  
CC  
GND = PIN 8  
FAST AND LS TTL DATA  
4-45  

与MC74F112N相关器件

型号 品牌 获取价格 描述 数据表
MC74F112ND MOTOROLA

获取价格

F/FAST SERIES, DUAL NEGATIVE EDGE TRIGGERED J-K FLIP-FLOP, COMPLEMENTARY OUTPUT, PDIP16
MC74F112NDS MOTOROLA

获取价格

IC,FLIP-FLOP,DUAL,J/K TYPE,F-TTL,DIP,16PIN,PLASTIC
MC74F112NS MOTOROLA

获取价格

IC,FLIP-FLOP,DUAL,J/K TYPE,F-TTL,DIP,16PIN,PLASTIC
MC74F113D MOTOROLA

获取价格

F/FAST SERIES, DUAL NEGATIVE EDGE TRIGGERED J-K FLIP-FLOP, COMPLEMENTARY OUTPUT, PDSO14, P
MC74F113DD MOTOROLA

获取价格

J-K Flip-Flop, F/FAST Series, 2-Func, Negative Edge Triggered, 2-Bit, Complementary Output
MC74F113DR2 MOTOROLA

获取价格

J-K Flip-Flop, F/FAST Series, 2-Func, Negative Edge Triggered, 2-Bit, Complementary Output
MC74F113JD ROCHESTER

获取价格

Jbar-Kbar Flip-Flop
MC74F113JDS ROCHESTER

获取价格

Jbar-Kbar Flip-Flop
MC74F113JS ROCHESTER

获取价格

Jbar-Kbar Flip-Flop
MC74F114D MOTOROLA

获取价格

F/FAST SERIES, NEGATIVE EDGE TRIGGERED J-K FLIP-FLOP, COMPLEMENTARY OUTPUT, PDSO14, PLASTI