5秒后页面跳转
MC74F109ND PDF预览

MC74F109ND

更新时间: 2024-09-24 13:11:19
品牌 Logo 应用领域
摩托罗拉 - MOTOROLA 触发器
页数 文件大小 规格书
3页 72K
描述
F/FAST SERIES, DUAL POSITIVE EDGE TRIGGERED J-KBAR FLIP-FLOP, COMPLEMENTARY OUTPUT, PDIP16, PLASTIC, DIP-16

MC74F109ND 技术参数

是否Rohs认证:不符合生命周期:Obsolete
零件包装代码:DIP包装说明:DIP, DIP16,.3
针数:16Reach Compliance Code:unknown
HTS代码:8542.39.00.01风险等级:5.12
Is Samacsys:N系列:F/FAST
JESD-30 代码:R-PDIP-T16JESD-609代码:e0
长度:19.175 mm负载电容(CL):50 pF
逻辑集成电路类型:J-KBAR FLIP-FLOP位数:2
功能数量:2端子数量:16
最高工作温度:70 °C最低工作温度:
输出极性:COMPLEMENTARY封装主体材料:PLASTIC/EPOXY
封装代码:DIP封装等效代码:DIP16,.3
封装形状:RECTANGULAR封装形式:IN-LINE
峰值回流温度(摄氏度):NOT SPECIFIED电源:5 V
最大电源电流(ICC):17 mA传播延迟(tpd):9.2 ns
认证状态:Not Qualified座面最大高度:4.44 mm
子类别:FF/Latches最大供电电压 (Vsup):5.5 V
最小供电电压 (Vsup):4.5 V标称供电电压 (Vsup):5 V
表面贴装:NO技术:TTL
温度等级:COMMERCIAL端子面层:Tin/Lead (Sn/Pb)
端子形式:THROUGH-HOLE端子节距:2.54 mm
端子位置:DUAL处于峰值回流温度下的最长时间:NOT SPECIFIED
触发器类型:POSITIVE EDGE宽度:7.62 mm
最小 fmax:90 MHzBase Number Matches:1

MC74F109ND 数据手册

 浏览型号MC74F109ND的Datasheet PDF文件第2页浏览型号MC74F109ND的Datasheet PDF文件第3页 
MC54/74F109  
DUAL JK POSITIVE  
EDGE-TRIGGERED FLIP-FLOP  
The MC54/74F109 consists of two high-speed, completely independent  
transition clocked JK flip-flops. The clocking operation is independent of rise  
and fall times of the clock waveform. The JK design allows operation as a D  
flip-flop (refer to F74 data sheet) by connecting the J and K inputs together.  
DUAL JK POSITIVE  
EDGE-TRIGGERED FLIP-FLOP  
FAST SCHOTTKY TTL  
CONNECTION DIAGRAM  
V
C
J
K
CP  
Q
Q
2
S
CC  
16  
D2  
15  
2
2
2
2
D2  
11  
14  
13  
10  
9
12  
C
J
K
CP  
S
Q
Q
D
D
J SUFFIX  
CERAMIC  
CASE 620-09  
C
D1  
J
K
CP  
S
Q
Q
1
1
1
1
D1  
1
16  
1
1
2
3
4
6
7
8
5
C
J
K
CP  
Q
Q
1
S
GND  
D1  
1
1
1
1
N SUFFIX  
D1  
PLASTIC  
CASE 648-08  
16  
1
FUNCTION TABLE (Each Half)  
Input  
Output  
@ t + 1  
D SUFFIX  
SOIC  
CASE 751B-03  
@ t  
n
n
16  
J
K
Q
Q
1
L
H
L
No Change  
L
L
H
L
ORDERING INFORMATION  
H
H
L
H
MC54FXXXJ  
Ceramic  
H
Toggles  
MC74FXXXN Plastic  
MC74FXXXD SOIC  
Asynchronous Inputs:  
LOW Input to S sets Q to HIGH level  
D
LOW Input to C sets Q to LOW level  
D
Clear and Set are independent of clock  
LOGIC SYMBOL  
Simultaneous LOW on C and S makes both Q and Q HIGH  
D
D
H = HIGH Voltage Level  
L = LOW Voltage Level  
5
11  
t
t
= Bit time before clock pulse  
+ 1 = Bit time after clock pulse  
n
n
S
S
D
D
J
J
2
4
3
Q
Q
6
Q
Q
14  
12  
10  
9
CP  
CP  
K
7
K
13  
C
C
D
D
1
15  
V
= PIN 16  
CC  
GND = PIN 8  
FAST AND LS TTL DATA  
4-42  

与MC74F109ND相关器件

型号 品牌 获取价格 描述 数据表
MC74F109NDS MOTOROLA

获取价格

IC,FLIP-FLOP,DUAL,J/K TYPE,F-TTL,DIP,16PIN,PLASTIC
MC74F109NDS/TT1 MOTOROLA

获取价格

IC,FLIP-FLOP,DUAL,J/K TYPE,F-TTL,DIP,16PIN,PLASTIC
MC74F109NS MOTOROLA

获取价格

J-K Flip-Flop, 2-Func, Positive Edge Triggered, TTL, PDIP16
MC74F10D MOTOROLA

获取价格

TRIPLE 3-INPUT NAND GATE FAST SCHOTTKY TTL
MC74F10DD MOTOROLA

获取价格

暂无描述
MC74F10DDR2 MOTOROLA

获取价格

NAND Gate, F/FAST Series, 3-Func, 3-Input, TTL, PDSO14, PLASTIC, SOIC-14
MC74F10DR2 MOTOROLA

获取价格

F/FAST SERIES, TRIPLE 3-INPUT NAND GATE, PDSO14, PLASTIC, SOIC-14
MC74F10J MOTOROLA

获取价格

NAND Gate, F/FAST Series, 3-Func, 3-Input, TTL, CDIP14, CERAMIC, DIP-14
MC74F10JD MOTOROLA

获取价格

NAND Gate, F/FAST Series, 3-Func, 3-Input, TTL, CDIP14, CERAMIC, DIP-14
MC74F10JDS MOTOROLA

获取价格

IC,LOGIC GATE,3 3-INPUT NAND,F-TTL,DIP,14PIN,CERAMIC