5秒后页面跳转
MC54HC563AJ PDF预览

MC54HC563AJ

更新时间: 2024-10-15 00:01:07
品牌 Logo 应用领域
摩托罗拉 - MOTOROLA 锁存器
页数 文件大小 规格书
9页 108K
描述
Octal 3-State Inverting Transparent Latch

MC54HC563AJ 技术参数

是否Rohs认证: 不符合生命周期:Obsolete
包装说明:DIP,Reach Compliance Code:unknown
HTS代码:8542.39.00.01风险等级:5.92
其他特性:BROADSIDE VERSION OF 533系列:HC/UH
JESD-30 代码:R-CDIP-T20JESD-609代码:e0
长度:24.515 mm逻辑集成电路类型:BUS DRIVER
位数:8功能数量:1
端口数量:2端子数量:20
最高工作温度:125 °C最低工作温度:-55 °C
输出特性:3-STATE输出极性:INVERTED
封装主体材料:CERAMIC, METAL-SEALED COFIRED封装代码:DIP
封装形状:RECTANGULAR封装形式:IN-LINE
峰值回流温度(摄氏度):NOT SPECIFIED传播延迟(tpd):175 ns
认证状态:Not Qualified座面最大高度:5.08 mm
最大供电电压 (Vsup):6 V最小供电电压 (Vsup):2 V
表面贴装:NO技术:CMOS
温度等级:MILITARY端子面层:Tin/Lead (Sn/Pb)
端子形式:THROUGH-HOLE端子节距:2.54 mm
端子位置:DUAL处于峰值回流温度下的最长时间:NOT SPECIFIED
宽度:7.62 mmBase Number Matches:1

MC54HC563AJ 数据手册

 浏览型号MC54HC563AJ的Datasheet PDF文件第2页浏览型号MC54HC563AJ的Datasheet PDF文件第3页浏览型号MC54HC563AJ的Datasheet PDF文件第4页浏览型号MC54HC563AJ的Datasheet PDF文件第5页浏览型号MC54HC563AJ的Datasheet PDF文件第6页浏览型号MC54HC563AJ的Datasheet PDF文件第7页 
SEMICONDUCTOR TECHNICAL DATA  
High–Performance Silicon–Gate CMOS  
J SUFFIX  
CERAMIC PACKAGE  
CASE 732–03  
20  
20  
The MC54/74HC563A is identical in pinout to the LS563. The device  
inputs are compatible with standard CMOS outputs; with pullup resistors,  
they are compatible with LSTTL outputs.  
This device is identical in function to the HC533A but has the Data Inputs  
on the opposite side of the package from the outputs to facilitate PC board  
layout.  
These latches appear transparent to data (i.e., the outputs change  
asynchronously) when Latch Enable is high. The data appears at the outputs  
in inverted form. When Latch Enable goes low, data meeting the setup and  
hold time becomes latched.  
The Output Enable input does not affect the state of the latches, but when  
Output Enable is high, all device outputs are forced to the high–impedance  
state. Thus, data may be latched even when the outputs are not enabled.  
The HC573A is the noninverting version of this function.  
1
N SUFFIX  
PLASTIC PACKAGE  
CASE 738–03  
1
DW SUFFIX  
SOIC PACKAGE  
CASE 751D–04  
20  
1
ORDERING INFORMATION  
MC54HCXXXAJ  
MC74HCXXXAN  
MC74HCXXXADW SOIC  
Ceramic  
Plastic  
Output Drive Capability: 15 LSTTL Loads  
Outputs Directly Interface to CMOS, NMOS, and TTL  
Operating Voltage Range: 2 to 6 V  
Low Input Current: 1 µA  
High Noise Immunity Characteristic of CMOS Devices  
In Compliance with the Requirements Defined by JEDEC Standard  
No. 7A  
PIN ASSIGNMENT  
OUTPUT  
ENABLE  
1
20  
V
CC  
Chip Complexity: 202 FETs or 50.5 Equivalent Gates  
D0  
2
3
4
19  
18  
17  
Q0  
Q1  
Q2  
D1  
D2  
LOGIC DIAGRAM  
D3  
D4  
5
16  
15  
14  
13  
12  
11  
Q3  
Q4  
Q5  
Q6  
Q7  
19  
2
3
4
5
6
7
8
9
6
D0  
D1  
Q0  
Q1  
Q2  
Q3  
Q4  
Q5  
Q6  
Q7  
18  
17  
16  
15  
14  
13  
12  
D5  
7
D6  
8
D2  
DATA  
INPUTS  
D3  
INVERTING  
OUTPUTS  
D7  
9
LATCH  
ENABLE  
D4  
GND  
10  
D5  
D6  
D7  
FUNCTION TABLE  
LATCH  
ENABLE  
11  
1
Inputs  
Output  
PIN 20 = V  
PIN 10 = GND  
CC  
OUTPUT  
ENABLE  
Output Latch  
Enable Enable  
D
Q
L
L
L
H
H
L
H
L
X
X
L
H
No Change  
Z
H
X
X = don’t care  
Z = high impedance  
8/96  
REV 0  
Motorola, Inc. 1996  

与MC54HC563AJ相关器件

型号 品牌 获取价格 描述 数据表
MC54HC563J MOTOROLA

获取价格

Octal 3-State Inverting Transparent Latch
MC54HC563JD MOTOROLA

获取价格

HC/UH SERIES, 8-BIT DRIVER, INVERTED OUTPUT, CDIP20, CERAMIC, DIP-20
MC54HC563JDS MOTOROLA

获取价格

D Latch, 1-Func, 8-Bit, CMOS, CDIP20
MC54HC563JS MOTOROLA

获取价格

D Latch, 1-Func, 8-Bit, CMOS, CDIP20
MC54HC564JDS MOTOROLA

获取价格

D Flip-Flop, 8-Func, Positive Edge Triggered, CMOS, CDIP20
MC54HC564JS MOTOROLA

获取价格

D Flip-Flop, 8-Func, Positive Edge Triggered, CMOS, CDIP20
MC54HC573A MOTOROLA

获取价格

Octal 3-State Noninverting Transparent Latch
MC54HC573AJ MOTOROLA

获取价格

Octal 3-State Inverting Transparent Latch
MC54HC574A MOTOROLA

获取价格

OCTAL 3-STARE NONINVERTING D FLIP-FLOP
MC54HC574AJ MOTOROLA

获取价格

Octal 3-State Noninverting D Flip-Flop