5秒后页面跳转
MC3488AP1G PDF预览

MC3488AP1G

更新时间: 2024-11-23 04:06:19
品牌 Logo 应用领域
安森美 - ONSEMI 线路驱动器或接收器驱动程序和接口接口集成电路光电二极管
页数 文件大小 规格书
6页 79K
描述
Dual EIA−423/EIA−232D Line Driver

MC3488AP1G 技术参数

是否无铅: 不含铅是否Rohs认证: 符合
生命周期:Obsolete零件包装代码:DIP
包装说明:DIP, DIP8,.3针数:8
Reach Compliance Code:unknownECCN代码:EAR99
HTS代码:8542.39.00.01Factory Lead Time:1 week
风险等级:5.31Is Samacsys:N
其他特性:PROGRAMMABLE SLEW RATE差分输出:NO
驱动器位数:2高电平输入电流最大值:0.00001 A
输入特性:STANDARD接口集成电路类型:LINE DRIVER
接口标准:EIA-232-D; X.26; X.28; EIA-423; FED STD 1030JESD-30 代码:R-PDIP-T8
JESD-609代码:e3长度:9.78 mm
标称负供电电压:-12 V功能数量:2
端子数量:8最高工作温度:70 °C
最低工作温度:最小输出摆幅:8 V
封装主体材料:PLASTIC/EPOXY封装代码:DIP
封装等效代码:DIP8,.3封装形状:RECTANGULAR
封装形式:IN-LINE峰值回流温度(摄氏度):260
电源:+-12 V认证状态:Not Qualified
最大接收延迟:座面最大高度:4.45 mm
子类别:Line Driver or Receivers最大供电电压:13.2 V
最小供电电压:10.8 V标称供电电压:12 V
表面贴装:NO技术:BIPOLAR
温度等级:COMMERCIAL端子面层:Tin (Sn)
端子形式:THROUGH-HOLE端子节距:2.54 mm
端子位置:DUAL处于峰值回流温度下的最长时间:40
最大传输延迟:140000 ns宽度:7.62 mm
Base Number Matches:1

MC3488AP1G 数据手册

 浏览型号MC3488AP1G的Datasheet PDF文件第2页浏览型号MC3488AP1G的Datasheet PDF文件第3页浏览型号MC3488AP1G的Datasheet PDF文件第4页浏览型号MC3488AP1G的Datasheet PDF文件第5页浏览型号MC3488AP1G的Datasheet PDF文件第6页 
MC3488A  
Dual EIA−423/EIA−232D  
Line Driver  
The MC3488A dual is single−ended line driver has been designed to  
satisfy the requirements of EIA standards EIA−423 and EIA−232D, as  
well as CCITT X.26, X.28 and Federal Standard FIDS1030. It is  
suitable for use where signal wave shaping is desired and the output  
load resistance is greater than 450 W. Output slew rates are adjustable  
from 1.0 ms to 100 ms by a single external resistor. Output level and  
slew rate are insensitive to power supply variations. Input undershoot  
diodes limit transients below ground and output current limiting is  
provided in both output states.  
http://onsemi.com  
MARKING  
DIAGRAMS  
8
SOIC−8  
D SUFFIX  
CASE 751  
3488A  
ALYW  
G
The MC3488A has a standard 1.5 V input logic threshold for TTL or  
NMOS compatibility.  
1
1
Features  
PNP Buffered Inputs to Minimize Input Loading  
Short Circuit Protection  
8
1
PDIP−8  
P1 SUFFIX  
CASE 626  
MC3488AP1  
AWL  
Adjustable Slew Rate Limiting  
MC3488A Equivalent to 9636A  
Output Levels and Slew Rates are Insensitive to Power  
Supply Voltages  
YYWWG  
1
No External Blocking Diode Required for V Supply  
EE  
A
= Assembly Location  
L, WL = Wafer Lot  
Y, YY = Year  
Second Source mA9636A  
Pb−Free Packages are Available  
W, WW = Work Week  
G or G = Pb−Free Package  
(Note: Microdot may be in either location)  
PIN CONNECTIONS  
Wave  
Shape  
V
1
2
8
7
CC  
Input A  
Output A  
Output B  
Input B  
GND  
3
4
6
5
V
EE  
ORDERING INFORMATION  
See detailed ordering and shipping information in the package  
dimensions section on page 3 of this data sheet.  
Wave Shape Control  
MC3488A Driver  
RS−423 Interface  
TTL Logic  
MC3486  
Three−State Receiver  
Figure 1. Simplified Application  
©
Semiconductor Components Industries, LLC, 2006  
1
Publication Order Number:  
July, 2006 − Rev. 5  
MC3488A/D  

MC3488AP1G 替代型号

型号 品牌 替代类型 描述 数据表
MC3488AP1 ONSEMI

完全替代

DUAL EIA-423/EIA-232D DRIVER
UA9636ACPE4 TI

类似代替

具有可调节转换率的双路线路驱动器 | P | 8 | 0 to 70
UA9636ACJG TI

类似代替

DUAL LINE DRIVER WITH ADJUSTABLE SLEW RATE

与MC3488AP1G相关器件

型号 品牌 获取价格 描述 数据表
MC3488AU MOTOROLA

获取价格

IC,LINE DRIVER,2 DRIVER,BIPOLAR/JFET,DIP,8PIN,CERAMIC
MC3488BP1 MOTOROLA

获取价格

Line Driver/Receiver, 2 Driver, PDIP8
MC34901SEF NXP

获取价格

Transceiver, Physical Layer, Single CAN HS without wakeup,timeout, SOIC 8, Rail
MC34903CP3EK NXP

获取价格

System Basis Chip, 2x 3.3 V/400mA LDOs, 3 wakeup, SOIC 32, Rail
MC34903CP5EK NXP

获取价格

System Basis Chip, 2x 5.0 V/400mA LDOs, 3 wakeup, SOIC 32, Rail
MC34903CS3EK NXP

获取价格

System Basis Chip, LIN, 2x 3.3 V/400mA LDOs, 2/3 wakeup, SOIC 32, Rail
MC34903CS5EK NXP

获取价格

System Basis Chip, LIN, 2x 5.0 V/400mA LDOs, 2/3 wakeup, SOIC 32, Rail
MC34904C3EK NXP

获取价格

System Basis Chip, 2x 3.3 V/400mA LDOs, 4 wakeup, SOIC 32, Rail
MC34904C5EK NXP

获取价格

System Basis Chip, 2x 5.0 V/400mA LDOs, 4 wakeup, SOIC 32, Rail
MC34905CS3EK NXP

获取价格

System Basis Chip, LIN, 2x 3.3 V/400mA LDOs, 3/4 wakeup, SOIC 32, Rail