5秒后页面跳转
MC33742PEGR2 PDF预览

MC33742PEGR2

更新时间: 2024-01-14 15:11:17
品牌 Logo 应用领域
恩智浦 - NXP /
页数 文件大小 规格书
72页 1211K
描述
System Basis Chip, CAN, 2x 5.0V/200mA LDOs, 4 wake ups, 15 ms reset duration, SOIC 28, Reel

MC33742PEGR2 技术参数

是否无铅: 不含铅是否Rohs认证: 符合
生命周期:ActiveReach Compliance Code:unknown
风险等级:2.12Base Number Matches:1

MC33742PEGR2 数据手册

 浏览型号MC33742PEGR2的Datasheet PDF文件第2页浏览型号MC33742PEGR2的Datasheet PDF文件第3页浏览型号MC33742PEGR2的Datasheet PDF文件第4页浏览型号MC33742PEGR2的Datasheet PDF文件第5页浏览型号MC33742PEGR2的Datasheet PDF文件第6页浏览型号MC33742PEGR2的Datasheet PDF文件第7页 
Document Number: MC33742  
Rev. 15.0, 12/2014  
escale Semiconductor  
Technical Data  
System Basis Chip with  
Enhanced High Speed CAN  
Transceiver  
33742  
33742S  
SYSTEM BASIS CHIP  
The 33742 and the 33742S SMARTMOS devices are SPI-controlled  
System Basis Chips (SBCs), combining many frequently used functions,  
along with a CAN 2.0-compliant transceiver, used in many automotive  
electronic control units (ECUs). The 33742 SBC has a fully protected  
fixed 5.0 V low dropout internal regulator, with current limiting,  
overtemperature prewarning, and reset. A second 5.0 V regulator can be  
implemented using external pass PNP bipolar junction pass transistor,  
driven by the SBC’s external V2 sense input and V2 output drive pins.  
EG SUFFIX (PB-FREE)  
EP SUFFIX  
(PB-FREE)  
98ASA00757D  
48-PIN QFN  
98ASB42345B  
28-PIN SOICW  
The SBC has four main operating modes: Normal, Standby, Stop, and  
Sleep mode. Additionally, there is an internally switched high side power  
supply output, four wake-up inputs pins, a programmable window  
watchdog, interrupt, reset, and a SPI module for communication and  
control. The high speed CAN A and B transceiver is available for  
intermodule communication.  
ORDERING INFORMATION  
Temperature  
Range (TA)  
Device  
Package  
Features  
MC33742PEG/R2  
MC33742SPEG/R2  
MC33742PEP/R2  
• 1.0 Mbps CAN transceiver bus interface with bus diagnostic capability  
• SPI control at frequencies up to 4.0 MHz  
• 5.0 V low dropout voltage regulator with current limiting, over-  
temperature prewarning, and output monitoring and reset  
• A second 5.0 V regulator capability using an external series pass  
transistor  
28 SOICW  
48 QFN  
-40 °C to 125 °C  
• Normal, Standby, Stop, and Sleep modes of operation with low Sleep  
and Stop mode current  
• A high side switch output driver for controlling external circuitry  
VPWR  
33742  
V2  
5.0V  
VDD VSUP  
V2CTRL  
RST  
V2  
MCU  
VPWR  
CS  
CS  
L0  
L1  
L2  
L3  
SCLK  
SCLK  
SPI  
MOSI  
MISO  
MOSI  
MISO  
Safe  
WDOG  
HS  
Circuitry  
INT  
ECU Local  
Circuitry  
Twisted  
TXD  
RXD  
CANH  
CANL  
GND  
CAN Bus  
Pair  
GND  
Figure 1. 33742 Simplified Application Diagram  
© Freescale Semiconductor, Inc., 2007-2014. All rights reserved.  

与MC33742PEGR2相关器件

型号 品牌 描述 获取价格 数据表
MC33742PEP NXP System Basis Chip, CAN, 2x 5.0V/200mA LDOs, 4 wake ups, 15 ms reset duration, QFN 48, Tray

获取价格

MC33742PEP/R2 NXP SPECIALTY TELECOM CIRCUIT, QCC48, 7 X 7 MM, 0.85 MM HEIGHT, 0.50 MM PITCH, ROHS COMPLIANT,

获取价格

MC33742SDW MOTOROLA System Basis Chip (SBC) with Enhanced High-Speed CAN Transceiver

获取价格

MC33742SDW FREESCALE System Basis Chip with Enhanced High Speed CAN Transceiver

获取价格

MC33742SDWR2 MOTOROLA System Basis Chip (SBC) with Enhanced High-Speed CAN Transceiver

获取价格

MC33742SDWR2 FREESCALE System Basis Chip (SBC) with Enhanced High-Speed CAN Transceiver

获取价格