5秒后页面跳转
捷配首页

Datasheet > 信号电路 > 锁相环或频率合成电路> MC145173DW
MC145173DW PDF预览

MC145173DW

更新时间： 2024-01-13 13:37:04
品牌 Logo 应用领域
摩托罗拉 - MOTOROLA 计数器信号电路锁相环或频率合成电路光电二极管
页数 文件大小 规格书
33页 281K
描述
Dual-Band PLL Frequency Synthesizer with ADC and Frequency Counter

阅读下载

中文翻译

获取价格

MC145173DW 技术参数

是否Rohs认证： 不符合生命周期：Obsolete
包装说明：SOP,Reach Compliance Code：unknown
HTS代码：8542.39.00.01风险等级：5.92
Is Samacsys：N其他特性：DUAL BAND SYNTHESIZER
模拟集成电路 - 其他类型：PLL FREQUENCY SYNTHESIZERJESD-30 代码：R-PDSO-G24
JESD-609代码：e0长度：15.4 mm
功能数量：1端子数量：24
最高工作温度：85 °C最低工作温度：-40 °C
封装主体材料：PLASTIC/EPOXY封装代码：SOP
封装形状：RECTANGULAR封装形式：SMALL OUTLINE
峰值回流温度（摄氏度）：NOT SPECIFIED认证状态：Not Qualified
座面最大高度：2.65 mm最大供电电流 (Isup)：12 mA
最大供电电压 (Vsup)：5.5 V最小供电电压 (Vsup)：4.5 V
标称供电电压 (Vsup)：5 V表面贴装：YES
技术：CMOS温度等级：INDUSTRIAL
端子面层：Tin/Lead (Sn/Pb)端子形式：GULL WING
端子节距：1.27 mm端子位置：DUAL
处于峰值回流温度下的最长时间：NOT SPECIFIED宽度：7.5 mm
Base Number Matches：1

MC145173DW 数据手册

 浏览型号MC145173DW的Datasheet PDF文件第2页浏览型号MC145173DW的Datasheet PDF文件第3页浏览型号MC145173DW的Datasheet PDF文件第4页浏览型号MC145173DW的Datasheet PDF文件第5页浏览型号MC145173DW的Datasheet PDF文件第6页浏览型号MC145173DW的Datasheet PDF文件第7页 
Order this document  
by MC145173/D  
SEMICONDUCTOR TECHNICAL DATA  
Advance Information  
DW SUFFIX  
SOG PACKAGE  
CASE 751E  
24  
1
CMOS  
ORDERING INFORMATION  
MC145173DW SOG Package  
The MC145173 is a single–chip CMOS synthesizer with a four–wire serial  
interface for primary use in AM–FM broadcast receivers. The device also finds  
use in long–wave (LW) and short–wave (SW) receivers. Two inputs to a single  
high–speed N counter are provided, along with 2 phase detectors; one for a  
VHF loop up to 130 MHz, and another for an HF loop up to 40 MHz. The VHF  
phase detector has a current source/sink output and both detectors feature  
linear transfer functions (no dead zones). An external crystal ties across  
on–chip circuitry which drives a completely–programmable reference counter.  
Thus, a broad range of tuning resolution is possible. The crystal oscillator is  
buffered and fed to an open–drain output which is active in the HF mode only.  
Due to the patented BitGrabber registers, address or steering bits are not  
needed in the serial data stream for random access of the registers. The serial  
port is byte–oriented to facilitate control via an MCU. Tuning across a band is  
accomplished with a two–byte transfer to the N register.  
The 6–bit analog–to–digital converter (ADC) has two input channels. The  
converter is read via a one–byte transfer which includes an end–of–conversion  
(EOC) bit.  
A 22–stage frequency counter is provided and accepts two IF (intermediate  
frequency) signals. Primary use for the frequency counter is for the seek or  
scan function on broadcast radio receivers. A proper frequency count ensures  
tuning of valid stations on their center frequencies. Reading the count is  
accomplished with a three–byte serial transfer which includes a count–com-  
plete (CC) bit.  
PIN ASSIGNMENT  
OSC  
in  
1
2
3
4
5
6
7
8
24  
23  
22  
21  
20  
19  
18  
17  
OSC  
out  
ENB  
REF  
out  
D
OUTPUT D  
in  
CLK  
VHF PD  
out  
D
out  
Rx  
INPUT D  
V
SS  
HF PD  
INPUT C  
INPUT B  
out  
V
DD  
INPUT A  
HF  
9
16  
15  
14  
13  
in  
VHF  
HF IF  
in  
10  
11  
12  
in  
VHF IF  
in  
OUTPUT C  
OUTPUT B  
OUTPUT A  
Four general purpose digital outputs are included. One of the outputs is  
open–drain; the others are totem–pole (push–pull). Two general purpose digital  
inputs are provided also. One input has a comparator with a switch point at 33%  
of V  
.
DD  
•
•
Operating Voltage Range: 4.5 to 5.5 V  
Maximum Operating Frequency: VHF = 130 MHz @ 210 mV p–p  
HF = 40 MHz @ 210 mV p–p  
in  
Maximum Frequency of Reference Counter: 15 MHz  
Maximum Frequency of Frequency Counter: 20 MHz  
Maximum Supply Current: Operating Mode = 12 mA  
Standby Mode = 30 µA  
in  
•
•
•
•
•
•
•
•
Approximate ADC Conversion Time: 360 µs  
Operating Temperature Range: – 40 to + 85°C  
R Counter Division Range: 1 and 5 to 16,383  
N Counter Division Range: 40 to 32,767  
Accommodates Downconversion or Upconversion Receiver Design  
for AM Broadcast Band  
•
•
Direct Interface to Motorola SPI Data Port  
Programmer’s Guide Included in Datasheet  
BitGrabber is a trademark of Motorola, Inc.  
This document contains information on a new product. Specifications and information herein are subject to change without notice.  
REV 1  
3/95  
Motorola, Inc. 1995  
1234567...33

中文翻译

下载PDF

与MC145173DW相关器件

型号 品牌 获取价格 描述 数据表
MC145173DWR2 MOTOROLA

获取价格

 		PLL Frequency Synthesizer, CMOS, PDSO24, SOG-24
MC14517B ONSEMI

获取价格

 		Dual 64-Bit Static Shift Register
MC14517B_06 ONSEMI

获取价格

 		Dual 64−Bit Static Shift Register
MC14517BALD MOTOROLA

获取价格

 		暂无描述
MC14517BCL MOTOROLA

获取价格

 		Dual 64-Bit Static Shift Register
MC14517BCLDS MOTOROLA

获取价格

 		Serial In Serial Out, 4000/14000/40000 Series, 64-Bit, Right Direction, True Output, CMOS,
MC14517BCLS MOTOROLA

获取价格

 		Shift Register, 64-Bit, Right Direction, CMOS, CDIP16
MC14517BCP ONSEMI

获取价格

 		Dual 64-Bit Static Shift Register
MC14517BCP MOTOROLA

获取价格

 		Dual 64-Bit Static Shift Register
MC14517BCPD MOTOROLA

获取价格

 		4000/14000/40000 SERIES, 64-BIT RIGHT SERIAL IN SERIAL OUT SHIFT REGISTER, TRUE OUTPUT, PD

与MC145173DW相关文章

您还可以找


热门产品
PCB打样/小批量
铝基板
BOM智能配单
PCBA制造
钣金
精密CNC
模具注塑
薄膜开关
精选活动
PCBA打样特惠
四六层板品质升级
铝基板品质升级
一体化电子制造
DFM下载
服务支持
企业认证
产品展示
工厂展示
工艺能力
积分商城
关于捷配
捷配简介
企业文化
公司动态
人才招聘
联系我们
帮助中心
下单流程
付款流程
开票流程
常见问题
全球PCB制造服务专线 400-613-0088

工作时间：9:00-21:00

CEO邮箱：ceo@jiepei.com

投诉邮箱：tousu@jiepei.com

捷配网-微信公众号 微信公众号
捷配网-微信公众号 抖音公众号
资质认证：
合作快递：
支付方式：
Copyright © 2024 Jiepei.com Inc. All Rights Reserved. 版权所有:杭州捷配信息科技有限公司 浙公网安备 33010502006866号 浙ICP备10014259号-119 营业执照ICP证