5秒后页面跳转
MC14093B PDF预览

MC14093B

更新时间: 2024-11-03 22:58:11
品牌 Logo 应用领域
摩托罗拉 - MOTOROLA 触发器输入元件
页数 文件大小 规格书
6页 226K
描述
QUAD 2 INPUT NAND SCHMITT TRIGGER

MC14093B 数据手册

 浏览型号MC14093B的Datasheet PDF文件第2页浏览型号MC14093B的Datasheet PDF文件第3页浏览型号MC14093B的Datasheet PDF文件第4页浏览型号MC14093B的Datasheet PDF文件第5页浏览型号MC14093B的Datasheet PDF文件第6页 
SEMICONDUCTOR TECHNICAL DATA  
L SUFFIX  
CERAMIC  
CASE 632  
The MC14093B Schmitt trigger is constructed with MOS P–channel and  
N–channel enhancement mode devices in a single monolithic structure.  
These devices find primary use where low power dissipation and/or high  
noise immunity is desired. The MC14093B may be used in place of the  
MC14011B quad 2–input NAND gate for enhanced noise immunity or to  
“square up” slowly changing waveforms.  
P SUFFIX  
PLASTIC  
CASE 646  
Supply Voltage Range = 3.0 Vdc to 18 Vdc  
Capable of Driving Two Low–Power TTL Loads or One Low–Power  
Schottky TTL Load Over the Rated Temperature Range  
Triple Diode Protection on All Inputs  
Pin–for–Pin Compatible with CD4093  
Can be Used to Replace MC14011B  
D SUFFIX  
SOIC  
CASE 751A  
ORDERING INFORMATION  
Independent Schmitt–Trigger at each Input  
MC14XXXBCP  
MC14XXXBCL  
MC14XXXBD  
Plastic  
Ceramic  
SOIC  
MAXIMUM RATINGS* (Voltages Referenced to V  
)
SS  
T
A
= – 55° to 125°C for all packages.  
Symbol  
Parameter  
DC Supply Voltage  
Value  
Unit  
V
V
DD  
– 0.5 to + 18.0  
V , V  
in out  
Input or Output Voltage (DC or Transient)  
– 0.5 to V  
DD  
+ 0.5  
V
LOGIC DIAGRAM  
I , I  
in out  
Input or Output Current (DC or Transient),  
per Pin  
± 10  
mA  
1
3
2
P
Power Dissipation, per Package†  
Storage Temperature  
500  
mW  
C
D
5
4
6
T
stg  
– 65 to + 150  
260  
T
Lead Temperature (8–Second Soldering)  
C
L
8
9
* Maximum Ratings are those values beyond which damage to the device may occur.  
Temperature Derating:  
10  
Plastic “P and D/DW” Packages: – 7.0 mW/ C From 65 C To 125 C  
Ceramic “L” Packages: – 12 mW/ C From 100 C To 125 C  
12  
11  
13  
EQUIVALENT CIRCUIT SCHEMATIC  
V
V
= PIN 14  
= PIN 7  
DD  
SS  
(1/4 OF CIRCUIT SHOWN)  
This device contains protection circuitry to guard against damage  
due to high static voltages or electric fields. However, precautions must  
be taken to avoid applications of any voltage higher than maximum rated  
voltages to this high-impedance circuit. For proper operation, V and  
in  
V
out  
should be constrained to the range V  
SS  
(V or V ) V .  
in out DD  
Unused inputs must always be tied to an appropriate logic voltage  
level (e.g., either V or V ). Unused outputs must be left open.  
SS DD  
REV 3  
1/94  
Motorola, Inc. 1995  

与MC14093B相关器件

型号 品牌 获取价格 描述 数据表
MC14093B_06 ONSEMI

获取价格

Quad 2−Input NAND Schmitt Trigger
MC14093BCL MOTOROLA

获取价格

Quad 2-Input NAND Schmitt Trigger
MC14093BCLD MOTOROLA

获取价格

4000/14000/40000 SERIES, QUAD 2-INPUT NAND GATE, CDIP14, 632-08
MC14093BCLDS MOTOROLA

获取价格

4000/14000/40000 SERIES, QUAD 2-INPUT NAND GATE, CDIP14, 632-08
MC14093BCP ONSEMI

获取价格

Quad 2-Input NAND Schmitt Trigger
MC14093BCP MOTOROLA

获取价格

Quad 2-Input NAND Schmitt Trigger
MC14093BCPDS MOTOROLA

获取价格

NAND Gate, 4000/14000/40000 Series, 4-Func, 2-Input, CMOS, PDIP14, 646-06
MC14093BCPG ONSEMI

获取价格

Quad 2−Input NAND Schmitt Trigger
MC14093BD ONSEMI

获取价格

Quad 2-Input NAND Schmitt Trigger
MC14093BD MOTOROLA

获取价格

Quad 2-Input NAND Schmitt Trigger