5秒后页面跳转
MC14075BCP PDF预览

MC14075BCP

更新时间: 2024-11-16 04:59:31
品牌 Logo 应用领域
摩托罗拉 - MOTOROLA 触发器逻辑集成电路光电二极管
页数 文件大小 规格书
11页 330K
描述
B-Suffix Series CMOS Gates

MC14075BCP 数据手册

 浏览型号MC14075BCP的Datasheet PDF文件第2页浏览型号MC14075BCP的Datasheet PDF文件第3页浏览型号MC14075BCP的Datasheet PDF文件第4页浏览型号MC14075BCP的Datasheet PDF文件第5页浏览型号MC14075BCP的Datasheet PDF文件第6页浏览型号MC14075BCP的Datasheet PDF文件第7页 
SEMICONDUCTOR TECHNICAL DATA  
The B Series logic gates are constructed with P and N channel  
enhancement mode devices in a single monolithic structure (Complemen-  
tary MOS). Their primary use is where low power dissipation and/or high  
noise immunity is desired.  
Supply Voltage Range = 3.0 Vdc to 18 Vdc  
All Outputs Buffered  
Capable of Driving Two Low–power TTL Loads or One Low–power  
Schottky TTL Load Over the Rated Temperature Range.  
Double Diode Protection on All Inputs Except: Triple Diode Protection  
on MC14011B and MC14081B  
Pin–for–Pin Replacements for Corresponding CD4000 Series B Suffix  
Devices (Exceptions: MC14068B and MC14078B)  
L SUFFIX  
CERAMIC  
CASE 632  
P SUFFIX  
PLASTIC  
CASE 646  
D SUFFIX  
SOIC  
CASE 751A  
ORDERING INFORMATION  
MC14XXXBCP  
MC14XXXBCL  
MC14XXXBD  
Plastic  
Ceramic  
SOIC  
T
A
= – 55° to 125°C for all packages.  
MAXIMUM RATINGS* (Voltages Referenced to V  
)
SS  
Symbol  
Parameter  
DC Supply Voltage  
Value  
Unit  
V
V
DD  
– 0.5 to + 18.0  
V , V  
Input or Output Voltage (DC or Transient)  
– 0.5 to V  
DD  
+ 0.5  
V
in out  
l , l  
Input or Output Current (DC or Transient),  
per Pin  
± 10  
mA  
in out  
P
Power Dissipation, per Package†  
Storage Temperature  
500  
mW  
C
D
T
stg  
– 65 to + 150  
260  
T
Lead Temperature (8–Second Soldering)  
C
L
* Maximum Ratings are those values beyond which damage to the device may occur.  
Temperature Derating:  
Plastic “P and D/DW” Packages: – 7.0 mW/ C From 65 C To 125 C  
Ceramic “L” Packages: – 12 mW/ C From 100 C To 125 C  
This device contains protection circuitry to guard against damage  
due to high static voltages or electric fields. However, precautions must  
be taken to avoid applications of any voltage higher than maximum rated  
voltages to this high-impedance circuit. For proper operation, V and  
in  
V
out  
should be constrained to the range V  
SS  
(V or V ) V .  
in out DD  
Unused inputs must always be tied to an appropriate logic voltage  
level (e.g., either V or V ). Unused outputs must be left open.  
SS DD  
REV 3  
1/94  
Motorola, Inc. 1995  

与MC14075BCP相关器件

型号 品牌 获取价格 描述 数据表
MC14075BCPD MOTOROLA

获取价格

4000/14000/40000 SERIES, TRIPLE 3-INPUT OR GATE, PDIP14, PLASTIC, DIP-14
MC14075BCPDS MOTOROLA

获取价格

暂无描述
MC14075BCPS MOTOROLA

获取价格

OR Gate, CMOS, PDIP14
MC14075BD MOTOROLA

获取价格

B-Suffix Series CMOS Gates
MC14075BDCBS MOTOROLA

获取价格

OR Gate, CMOS, CDIP14
MC14075BDR2 MOTOROLA

获取价格

4000/14000/40000 SERIES, TRIPLE 3-INPUT OR GATE, PDSO14, PLASTIC, SOIC-14
MC14076B ONSEMI

获取价格

4-Bit D-Type Register with Three-State Outputs
MC14076B_05 ONSEMI

获取价格

4-Bit D-Type Register with Three-State Outputs
MC14076BAL MOTOROLA

获取价格

4000/14000/40000 SERIES, POSITIVE EDGE TRIGGERED D FLIP-FLOP, TRUE OUTPUT, CDIP16, 620-09
MC14076BCL MOTOROLA

获取价格

4-Bit D-Type Register with Three-State Outputs