5秒后页面跳转
捷配首页

Datasheet > 逻辑 > 栅极> MC14050BFELG
MC14050BFELG PDF预览

MC14050BFELG

更新时间： 2024-09-25 22:58:11
品牌 Logo 应用领域
安森美 - ONSEMI /
页数 文件大小 规格书
8页 109K
描述
Hex Buffer

阅读下载

中文翻译

获取价格

MC14050BFELG 技术参数

是否无铅： 不含铅是否Rohs认证： 符合
生命周期：Obsolete零件包装代码：SOIC
包装说明：SOP, SOP16,.3针数：16
Reach Compliance Code：unknownHTS代码：8542.39.00.01
风险等级：5.16系列：4000/14000/40000
JESD-30 代码：R-PDSO-G16JESD-609代码：e4
长度：10.2 mm负载电容（CL）：50 pF
逻辑集成电路类型：BUFFER湿度敏感等级：3
功能数量：6输入次数：1
端子数量：16最高工作温度：125 °C
最低工作温度：-55 °C封装主体材料：PLASTIC/EPOXY
封装代码：SOP封装等效代码：SOP16,.3
封装形状：RECTANGULAR封装形式：SMALL OUTLINE
包装方法：TAPE AND REEL峰值回流温度（摄氏度）：260
电源：5/15 VProp。Delay @ Nom-Sup：140 ns
传播延迟（tpd）：140 ns认证状态：Not Qualified
施密特触发器：NO座面最大高度：2.05 mm
子类别：Gates最大供电电压 (Vsup)：18 V
最小供电电压 (Vsup)：3 V标称供电电压 (Vsup)：5 V
表面贴装：YES技术：CMOS
温度等级：MILITARY端子面层：Nickel/Palladium/Gold (Ni/Pd/Au)
端子形式：GULL WING端子节距：1.27 mm
端子位置：DUAL处于峰值回流温度下的最长时间：40
宽度：5.275 mmBase Number Matches：1

MC14050BFELG 数据手册

 浏览型号MC14050BFELG的Datasheet PDF文件第2页浏览型号MC14050BFELG的Datasheet PDF文件第3页浏览型号MC14050BFELG的Datasheet PDF文件第4页浏览型号MC14050BFELG的Datasheet PDF文件第5页浏览型号MC14050BFELG的Datasheet PDF文件第6页浏览型号MC14050BFELG的Datasheet PDF文件第7页 
MC14049B, MC14050B  
Hex Buffer  
The MC14049B Hex Inverter/Buffer and MC14050B Noninverting  
Hex Buffer are constructed with MOS P−Channel and N−Channel  
enhancement mode devices in a single monolithic structure. These  
complementary MOS devices find primary use where low power  
dissipation and/or high noise immunity is desired. These devices  
http://onsemi.com  
MARKING  
provide logic level conversion using only one supply voltage, V  
.
DD  
The input−signal high level (V ) can exceed the V  
supply  
IH  
DD  
voltage for logic level conversions. Two TTL/DTL loads can be driven  
when the devices are used as a CMOS−to−TTL/DTL converter  
(V = 5.0 V, V v 0.4 V, I ≥ 3.2 mA).  
DIAGRAMS  
16  
1
DD  
OL  
OL  
PDIP−16  
P SUFFIX  
CASE 648  
MC140xxBCP  
AWLYYWW  
Note that pins 13 and 16 are not connected internally on these  
devices; consequently connections to these terminals will not affect  
circuit operation.  
Features  
16  
SOIC−16  
D SUFFIX  
CASE 751B  
• High Source and Sink Currents  
• High−to−Low Level Converter  
• Supply Voltage Range = 3.0 V to 18 V  
• V can exceed V  
140xxB  
AWLYWW  
1
IN  
DD  
• Meets JEDEC B Specifications  
• Improved ESD Protection On All Inputs  
• Pb−Free Packages are Available*  
16  
14  
0xxB  
ALYW  
TSSOP−16  
DT SUFFIX  
CASE 948F  
1
MAXIMUM RATINGS (Voltages Referenced to V  
)
SS  
Symbol  
Parameter  
Value  
Unit  
V
16  
1
V
DD  
DC Supply Voltage Range  
−0.5 to +18.0  
−0.5 to +18.0  
SOEIAJ−16  
F SUFFIX  
CASE 966  
V
Input Voltage Range (DC or Transient)  
V
MC140xxB  
AWLYWW  
in  
out  
V
Output Voltage Range (DC or Transient) −0.5 to V  
0.5  
+
V
DD  
I
Input Current (DC or Transient) per Pin  
Output Current (DC or Transient) per Pin  
±10  
±45  
mA  
mA  
mW  
in  
I
out  
xx  
A
WL, L  
YY, Y  
= Specific Device Code  
= Assembly Location  
= Wafer Lot  
P
Power Dissipation, per Package (Note 1)  
(Plastic)  
(SOIC)  
D
825  
740  
= Year  
WW, W = Work Week  
T
Ambient Temperature Range  
−55 to +125  
−65 to +150  
260  
°C  
°C  
°C  
A
T
stg  
Storage Temperature Range  
T
Lead Temperature (8−Second Soldering)  
L
ORDERING INFORMATION  
See detailed ordering and shipping information in the package  
1. Temperature Derating: See Figure 3.  
dimensions section on page 2 of this data sheet.  
This device contains protection circuitry to protect the inputs against damage  
due to high static voltages or electric fields referenced to the V pin only. Extra  
SS  
precautions must be taken to avoid applications of any voltage higher than the  
maximum rated voltages to this high−impedance circuit. For proper operation, the  
ranges V ≤ V ≤ 18 V and V ≤ V ≤ V are recommended.  
SS  
in  
SS  
out  
DD  
Unused inputs must always be tied to an appropriate logic voltage level  
(e.g., either V or V ). Unused outputs must be left open.  
SS  
DD  
*For additional information on our Pb−Free strategy and soldering details, please  
download the ON Semiconductor Soldering and Mounting Techniques  
Reference Manual, SOLDERRM/D.  
Semiconductor Components Industries, LLC, 2005  
1
Publication Order Number:  
February, 2005 − Rev. 5  
MC14049B/D  
 
12345678

中文翻译

下载PDF

MC14050BFELG 替代型号

型号 品牌 替代类型 描述 数据表
MC14050BDG ONSEMI

类似代替

 Hex Buffer
MC14050BDR2G ONSEMI

类似代替

 Hex Buffer
TC4050BP TOSHIBA

功能相似

 HEX BUFFER/CONVERTER (INVERTING TYPE, NON-INVERTING TYPE)

与MC14050BFELG相关器件

型号 品牌 获取价格 描述 数据表
MC14050BFL1 ONSEMI

获取价格

 		4000/14000/40000 SERIES, HEX 1-INPUT NON-INVERT GATE, PDSO16, EIAJ, PLASTIC, SOIC-16
MC14050BFL1 ROCHESTER

获取价格

 		4000/14000/40000 SERIES, HEX 1-INPUT NON-INVERT GATE, PDSO16, EIAJ, PLASTIC, SOIC-16
MC14050BFL2 ONSEMI

获取价格

 		4000/14000/40000 SERIES, HEX 1-INPUT NON-INVERT GATE, PDSO16, EIAJ, PLASTIC, SOIC-16
MC14050BFR1 ONSEMI

获取价格

 		4000/14000/40000 SERIES, HEX 1-INPUT NON-INVERT GATE, PDSO16, EIAJ, PLASTIC, SOIC-16
MC14050CL MOTOROLA

获取价格

 		IC,LOGIC GATE,HEX BUFFER,CMOS,DIP,16PIN,CERAMIC
MC14051 ONSEMI

获取价格

 		Analog Multiplexers/Demultiplexers
MC14051 MOTOROLA

获取价格

 		Analog Multiplexers / Demultiplexers
MC14051B ONSEMI

获取价格

 		Analog Multiplexers/Demultiplexers
MC14051B/D ONSEMI

获取价格

 		Analog Multiplexers/Demultiplexers
MC14051B_06 ONSEMI

获取价格

 		Analog Multiplexers/Demultiplexers

与MC14050BFELG相关文章

您还可以找


热门产品
PCB打样/小批量
铝基板
BOM智能配单
PCBA制造
钣金
精密CNC
模具注塑
薄膜开关
精选活动
PCBA打样特惠
四六层板品质升级
铝基板品质升级
一体化电子制造
DFM下载
服务支持
企业认证
产品展示
工厂展示
工艺能力
积分商城
关于捷配
捷配简介
企业文化
公司动态
人才招聘
联系我们
帮助中心
下单流程
付款流程
开票流程
常见问题
全球PCB制造服务专线 400-613-0088

工作时间：9:00-21:00

CEO邮箱：ceo@jiepei.com

投诉邮箱：tousu@jiepei.com

捷配网-微信公众号 微信公众号
捷配网-微信公众号 抖音公众号
资质认证：
合作快递：
支付方式：
Copyright © 2024 Jiepei.com Inc. All Rights Reserved. 版权所有:杭州捷配信息科技有限公司 浙公网安备 33010502006866号 浙ICP备10014259号-119 营业执照ICP证