5秒后页面跳转
捷配首页

Datasheet > 逻辑 > 栅极> MC14049UBDTEL
MC14049UBDTEL PDF预览

MC14049UBDTEL

更新时间： 2024-11-14 04:59:35
品牌 Logo 应用领域
安森美 - ONSEMI 栅极半导体触发器逻辑集成电路光电二极管
页数 文件大小 规格书
8页 113K
描述
W Semiconductor Components Industries, LLC, 2004

阅读下载

中文翻译

获取价格

MC14049UBDTEL 技术参数

是否Rohs认证： 符合生命周期：Obsolete
零件包装代码：TSSOP包装说明：TSSOP, TSSOP16,.25
针数：16Reach Compliance Code：unknown
HTS代码：8542.39.00.01风险等级：7.66
系列：4000/14000/40000JESD-30 代码：R-PDSO-G16
JESD-609代码：e4长度：5 mm
负载电容（CL）：50 pF逻辑集成电路类型：INVERTER
最大I（ol）：0.0026 A湿度敏感等级：1
功能数量：6输入次数：1
端子数量：16最高工作温度：125 °C
最低工作温度：-55 °C封装主体材料：PLASTIC/EPOXY
封装代码：TSSOP封装等效代码：TSSOP16,.25
封装形状：RECTANGULAR封装形式：SMALL OUTLINE, THIN PROFILE, SHRINK PITCH
包装方法：RAIL峰值回流温度（摄氏度）：260
电源：5/15 VProp。Delay @ Nom-Sup：120 ns
传播延迟（tpd）：120 ns认证状态：Not Qualified
施密特触发器：NO座面最大高度：1.2 mm
子类别：Gates最大供电电压 (Vsup)：18 V
最小供电电压 (Vsup)：3 V标称供电电压 (Vsup)：5 V
表面贴装：YES技术：CMOS
温度等级：MILITARY端子面层：Nickel/Palladium/Gold (Ni/Pd/Au)
端子形式：GULL WING端子节距：0.65 mm
端子位置：DUAL处于峰值回流温度下的最长时间：40
宽度：4.4 mmBase Number Matches：1

MC14049UBDTEL 数据手册

 浏览型号MC14049UBDTEL的Datasheet PDF文件第2页浏览型号MC14049UBDTEL的Datasheet PDF文件第3页浏览型号MC14049UBDTEL的Datasheet PDF文件第4页浏览型号MC14049UBDTEL的Datasheet PDF文件第5页浏览型号MC14049UBDTEL的Datasheet PDF文件第6页浏览型号MC14049UBDTEL的Datasheet PDF文件第7页 
MC14049UB  
Hex Buffers  
The MC14049UB hex inverter/buffer is constructed with MOS  
P−channel and N−channel enhancement mode devices in a single  
monolithic structure. This complementary MOS device finds primary  
use where low power dissipation and/or high noise immunity is  
desired. This device provides logic−level conversion using only one  
http://onsemi.com  
supply voltage, V . The input−signal high level (V ) can exceed the  
DD  
IH  
V
DD  
supply voltage for logic−level conversions. Two TTL/DTL  
Loads can be driven when the device is used as CMOS−to−TTL/DTL  
MARKING  
DIAGRAMS  
converters (V = 5.0 V, V v 0.4 V, I ≥ 3.2 mA). Note that pins  
DD  
OL  
OL  
13 and 16 are not connected internally on this device; consequently  
connections to these terminals will not affect circuit operation.  
16  
PDIP−16  
P SUFFIX  
CASE 648  
MC14049UBCP  
AWLYYWW  
Features  
1
• High Source and Sink Currents  
• High−to−Low Level Converter  
• Supply Voltage Range = 3.0 V to 18 V  
• Meets JEDEC UB Specifications  
• V can exceed V  
16  
SOIC−16  
D SUFFIX  
CASE 751B  
14049U  
AWLYWW  
1
IN  
DD  
• Improved ESD Protection on All Inputs  
• Pb−Free Packages are Available*  
16  
TSSOP−16  
DT SUFFIX  
CASE 948F  
14  
049U  
ALYW  
MAXIMUM RATINGS (Voltages Referenced to V  
)
SS  
Symbol  
Parameter  
Value  
Unit  
1
V
DC Supply Voltage Range  
−0.5 to +18.0  
−0.5 to +18.0  
V
V
DD  
16  
V
Input Voltage Range  
(DC or Transient)  
in  
SOEIAJ−16  
F SUFFIX  
CASE 966  
MC14049UB  
ALYW  
V
out  
Output Voltage Range  
(DC or Transient)  
−0.5 to V  
+0.5  
V
DD  
1
I
Input Current  
(DC or Transient) per Pin  
±10  
mA  
mA  
mW  
in  
A
= Assembly Location  
= Wafer Lot  
= Year  
I
Output Current  
(DC or Transient) per Pin  
+45  
out  
WL, L  
YY, Y  
P
Power Dissipation, per Package (Note 1)  
Plastic  
SOIC  
D
WW, W = Work Week  
825  
740  
T
Ambient Temperature Range  
−55 to +125  
−65 to +150  
260  
°C  
°C  
°C  
A
ORDERING INFORMATION  
See detailed ordering and shipping information in the package  
dimensions section on page 3 of this data sheet.  
T
stg  
Storage Temperature Range  
T
Lead Temperature (8−Second Soldering)  
L
Maximum ratings are those values beyond which device damage can occur.  
Maximum ratings applied to the device are individual stress limit values (not  
normal operating conditions) and are not valid simultaneously. If these limits  
are exceeded, device functional operation is not implied, damage may occur  
and reliability may be affected.  
*For additional information on our Pb−Free strategy  
and soldering details, please download the  
ON Semiconductor Soldering and Mounting  
Techniques Reference Manual, SOLDERRM/D.  
1. Temperature Derating: All Packages: See Figure 4.  
This device contains circuitry to protect the inputs against damage due to high  
static voltages or electric fields referenced to the V pin, only. Extra precautions  
SS  
must be taken to avoid applications of any voltage higher than the maximum rated  
voltages to this high−impedance circuit. For proper operation, the ranges V  
v
SS  
V
in  
v 18 V and V v V v V are recommended.  
SS  
out  
DD  
Unused inputs must always be tied to an appropriate logic voltage level (e.g.,  
either V or V ). Unused outputs must be left open.  
SS  
DD  
Semiconductor Components Industries, LLC, 2004  
1
Publication Order Number:  
December, 2004 − Rev. 6  
MC14049UB/D  
 
12345678

中文翻译

下载PDF

MC14049UBDTEL 替代型号

型号 品牌 替代类型 描述 数据表
MC14049UBDTR2G ONSEMI

完全替代

 暂无描述
MC14049UBDTR2 ONSEMI

完全替代

 Hex Buffers

与MC14049UBDTEL相关器件

型号 品牌 获取价格 描述 数据表
MC14049UBDTELG ONSEMI

获取价格

 		Hex Buffers
MC14049UBDTR2 ONSEMI

获取价格

 		Hex Buffers
MC14049UBDTR2 ROCHESTER

获取价格

 		Inverter, 4000/14000/40000 Series, 6-Func, 1-Input, CMOS, PDSO16, LEAD FREE, PLASTIC, TSSO
MC14049UBDTR2G ONSEMI

获取价格

 		暂无描述
MC14049UBF ONSEMI

获取价格

 		Hex Buffers
MC14049UBF ROCHESTER

获取价格

 		Inverter, 4000/14000/40000 Series, 6-Func, 1-Input, CMOS, PDSO16, EIAJ, PLASTIC, SOIC-16
MC14049UBFEL ONSEMI

获取价格

 		Hex Buffers
MC14049UBFEL ROCHESTER

获取价格

 		Inverter, 4000/14000/40000 Series, 6-Func, 1-Input, CMOS, PDSO16, EIAJ, PLASTIC, SOIC-16
MC14049UBFELG ONSEMI

获取价格

 		Hex Buffers
MC14049UBFL1 ONSEMI

获取价格

 		IC,LOGIC GATE,HEX INVERTER,CMOS,SOP,16PIN,PLASTIC

与MC14049UBDTEL相关文章

您还可以找


热门产品
PCB打样/小批量
铝基板
BOM智能配单
PCBA制造
钣金
精密CNC
模具注塑
薄膜开关
精选活动
PCBA打样特惠
四六层板品质升级
铝基板品质升级
一体化电子制造
DFM下载
服务支持
企业认证
产品展示
工厂展示
工艺能力
积分商城
关于捷配
捷配简介
企业文化
公司动态
人才招聘
联系我们
帮助中心
下单流程
付款流程
开票流程
常见问题
全球PCB制造服务专线 400-613-0088

工作时间：9:00-21:00

CEO邮箱：ceo@jiepei.com

投诉邮箱：tousu@jiepei.com

捷配网-微信公众号 微信公众号
捷配网-微信公众号 抖音公众号
资质认证：
合作快递：
支付方式：
Copyright © 2024 Jiepei.com Inc. All Rights Reserved. 版权所有:杭州捷配信息科技有限公司 浙公网安备 33010502006866号 浙ICP备10014259号-119 营业执照ICP证