5秒后页面跳转
MC14023UBCP PDF预览

MC14023UBCP

更新时间: 2024-11-29 22:11:03
品牌 Logo 应用领域
摩托罗拉 - MOTOROLA
页数 文件大小 规格书
7页 324K
描述
UB-Suffix Series COMS Gates

MC14023UBCP 数据手册

 浏览型号MC14023UBCP的Datasheet PDF文件第2页浏览型号MC14023UBCP的Datasheet PDF文件第3页浏览型号MC14023UBCP的Datasheet PDF文件第4页浏览型号MC14023UBCP的Datasheet PDF文件第5页浏览型号MC14023UBCP的Datasheet PDF文件第6页浏览型号MC14023UBCP的Datasheet PDF文件第7页 
SEMICONDUCTOR TECHNICAL DATA  
The UB Series logic gates are constructed with P and N channel  
enhancement mode devices in a single monolithic structure (Complemen-  
tary MOS). Their primary use is where low power dissipation and/or high  
noise immunity is desired. The UB set of CMOS gates are inverting  
non–buffered functions.  
Supply Voltage Range = 3.0 Vdc to 18 Vdc  
Linear and Oscillator Applications  
Capable of Driving Two Low–power TTL Loads or One Low–power  
Schottky TTL Load Over the Rated Temperature Range  
Double Diode Protection on All Inputs  
Pin–for–Pin Replacements for Corresponding CD4000 Series UB Suffix  
Devices  
LOGIC DIAGRAMS  
MC14001UB  
Quad 2–Input  
NOR Gate  
MC14002UB  
Dual 4–Input  
NOR Gate  
MC14011UB  
Quad 2–Input  
NAND Gate  
L SUFFIX  
CERAMIC  
CASE 632  
2
1
1
2
3
3
3
4
2
5
1
5
6
4
4
6
8
5
9
10  
11  
12  
8
10  
11  
10  
11  
P SUFFIX  
PLASTIC  
CASE 646  
9
9
12  
13  
12  
13  
13  
NC = 6, 8  
D SUFFIX  
SOIC  
CASE 751A  
MC14012UB  
Dual 4–Input  
NAND Gate  
MC14023UB  
Triple 3–Input  
NAND Gate  
MC14025UB  
Triple 3–Input  
NOR Gate  
1
1
2
ORDERING INFORMATION  
2
3
9
2
9
MC14XXXUBCP  
MC14XXXUBCL  
MC14XXXUBD  
Plastic  
Ceramic  
SOIC  
1
8
3
8
3
4
5
9
4
6
4
5
11  
6
T
= – 55° to 125°C for all packages.  
A
5
11  
10  
11  
12  
13  
12  
13  
10  
12  
13  
10  
This device contains protection circuitry to  
guard against damage due to high static  
voltages or electric fields. However, pre-  
cautions must be taken to avoid applications of  
any voltage higher than maximum rated volt-  
agesto this high–impedance circuit. For proper  
NC = 6, 8  
V
V
= PIN 14  
= PIN 7  
DD  
SS  
operation, V and V  
should be constrained  
FOR ALL DEVICES  
in out  
to the range V  
(V or V  
)
V
DD  
.
SS in out  
Unused inputs must always be tied to an  
appropriatelogic voltage level (e.g., either V  
SS  
or V ). Unused outputs must be left open.  
DD  
REV 3  
1/94  
Motorola, Inc. 1995  

与MC14023UBCP相关器件

型号 品牌 获取价格 描述 数据表
MC14023UBCPD MOTOROLA

获取价格

NAND Gate, 4000/14000/40000 Series, 3-Func, 3-Input, CMOS, PDIP14, PLASTIC, DIP-14
MC14023UBCPDS MOTOROLA

获取价格

NAND Gate, 4000/14000/40000 Series, 3-Func, 3-Input, CMOS, PDIP14, 646-06
MC14023UBCPS MOTOROLA

获取价格

IC,LOGIC GATE,3 3-INPUT NAND,CMOS,DIP,14PIN,PLASTIC
MC14023UBD MOTOROLA

获取价格

UB-Suffix Series COMS Gates
MC14023UBDEBS MOTOROLA

获取价格

NAND Gate, CMOS, CDIP14
MC14023UBDR2 ONSEMI

获取价格

IC,LOGIC GATE,3 3-INPUT NAND,CMOS,SOP,14PIN,PLASTIC
MC14024B MOTOROLA

获取价格

7-Stage Ripple Counter
MC14024B ONSEMI

获取价格

7-Stage Ripple Counter
MC14024B_06 ONSEMI

获取价格

7−Stage Ripple Counter
MC14024BAL MOTOROLA

获取价格

4000/14000/40000 SERIES, ASYN NEGATIVE EDGE TRIGGERED 7-BIT UP BINARY COUNTER, CDIP14, CER