5秒后页面跳转
捷配首页

Datasheet > 逻辑 > 栅极> MC14023BFELG
MC14023BFELG PDF预览

MC14023BFELG

更新时间： 2024-11-04 12:04:23
品牌 Logo 应用领域
安森美 - ONSEMI 栅极触发器逻辑集成电路光电二极管
页数 文件大小 规格书
14页 171K
描述
B-Suffix Series CMOS Gates

阅读下载

中文翻译

获取价格

MC14023BFELG 技术参数

是否无铅： 不含铅是否Rohs认证： 符合
生命周期：Obsolete零件包装代码：SOIC
包装说明：ROHS COMPLIANT, EIAJ, SO-14针数：14
Reach Compliance Code：compliantHTS代码：8542.39.00.01
Factory Lead Time：1 week风险等级：5.61
Is Samacsys：N系列：4000/14000/40000
JESD-30 代码：R-PDSO-G14JESD-609代码：e4
长度：10.2 mm负载电容（CL）：50 pF
逻辑集成电路类型：NAND GATE湿度敏感等级：3
功能数量：3输入次数：3
端子数量：14最高工作温度：125 °C
最低工作温度：-55 °C封装主体材料：PLASTIC/EPOXY
封装代码：SOP封装等效代码：SOP14,.3
封装形状：RECTANGULAR封装形式：SMALL OUTLINE
包装方法：TAPE AND REEL峰值回流温度（摄氏度）：260
电源：5/15 VProp。Delay @ Nom-Sup：300 ns
传播延迟（tpd）：300 ns认证状态：Not Qualified
施密特触发器：NO座面最大高度：2.05 mm
子类别：Gates最大供电电压 (Vsup)：18 V
最小供电电压 (Vsup)：3 V标称供电电压 (Vsup)：5 V
表面贴装：YES技术：CMOS
温度等级：MILITARY端子面层：Nickel/Palladium/Gold (Ni/Pd/Au)
端子形式：GULL WING端子节距：1.27 mm
端子位置：DUAL处于峰值回流温度下的最长时间：40
宽度：5.275 mmBase Number Matches：1

MC14023BFELG 数据手册

 浏览型号MC14023BFELG的Datasheet PDF文件第2页浏览型号MC14023BFELG的Datasheet PDF文件第3页浏览型号MC14023BFELG的Datasheet PDF文件第4页浏览型号MC14023BFELG的Datasheet PDF文件第5页浏览型号MC14023BFELG的Datasheet PDF文件第6页浏览型号MC14023BFELG的Datasheet PDF文件第7页 
MC14001B Series  
B-Suffix Series CMOS Gates  
MC14001B, MC14011B, MC14023B,  
MC14025B, MC14071B, MC14073B,  
MC14081B, MC14082B  
http://onsemi.com  
The B Series logic gates are constructed with P and N channel  
enhancement mode devices in a single monolithic structure  
(Complementary MOS). Their primary use is where low power  
dissipation and/or high noise immunity is desired.  
MARKING  
DIAGRAMS  
14  
1
PDIP−14  
P SUFFIX  
CASE 646  
Features  
MC140xxBCP  
AWLYYWWG  
• Supply Voltage Range = 3.0 Vdc to 18 Vdc  
• All Outputs Buffered  
• Capable of Driving Two Low−power TTL Loads or One Low−power  
Schottky TTL Load Over the Rated Temperature Range.  
• Double Diode Protection on All Inputs Except: Triple Diode  
Protection on MC14011B and MC14081B  
• Pin−for−Pin Replacements for Corresponding CD4000 Series  
B Suffix Devices  
• Pb−Free Packages are Available  
14  
SOIC−14  
D SUFFIX  
CASE 751A  
140xxBG  
AWLYWW  
1
14  
14  
0xxB  
ALYWG  
G
TSSOP−14  
DT SUFFIX  
CASE 948G  
1
MAXIMUM RATINGS (Voltages Referenced to V  
)
SS  
14  
Symbol  
Parameter  
Value  
−0.5 to +18.0  
Unit  
V
SOEIAJ−14  
F SUFFIX  
CASE 965  
MC140xxB  
ALYWG  
V
DD  
DC Supply Voltage Range  
V , V  
in out  
Input or Output Voltage Range  
(DC or Transient)  
−0.5 to V + 0.5  
V
DD  
1
I , I  
Input or Output Current  
(DC or Transient) per Pin  
10  
mA  
xx  
A
WL, L  
YY, Y  
= Specific Device Code  
= Assembly Location  
= Wafer Lot  
in out  
P
D
Power Dissipation, per Package  
(Note 1)  
500  
mW  
= Year  
WW, W = Work Week  
T
A
Ambient Temperature Range  
Storage Temperature Range  
−55 to +125  
−65 to +150  
260  
°C  
°C  
°C  
G or G  
= Pb−Free Package  
(Note: Microdot may be in either location)  
T
stg  
T
Lead Temperature  
(8−Second Soldering)  
L
DEVICE INFORMATION  
Device  
MC14001B  
MC14011B  
Description  
Stresses exceeding Maximum Ratings may damage the device. Maximum  
Ratings are stress ratings only. Functional operation above the Recommended  
Operating Conditions is not implied. Extended exposure to stresses above the  
Recommended Operating Conditions may affect device reliability.  
1. Temperature Derating:  
Quad 2−Input NOR Gate  
Quad 2−Input NAND Gate  
MC14023B  
MC14025B  
MC14071B  
MC14073B  
Triple 3−Input NAND Gate  
Triple 3−Input NOR Gate  
Quad 2−Input OR Gate  
Triple 3−Input AND Gate  
Plastic “P and D/DW” Packages: – 7.0 mW/_C From 65_C To 125_C  
This device contains protection circuitry to guard against damage due to high  
static voltages or electric fields. However, precautions must be taken to avoid  
applications of any voltage higher than maximum rated voltages to this  
high−impedance circuit. For proper operation, V and V should be constrained  
in  
out  
to the range V v (V or V ) v V  
.
SS  
in  
out  
DD  
MC14081B  
MC14082B  
Quad 2−Input AND Gate  
Dual 4−Input AND Gate  
Unused inputs must always be tied to an appropriate logic voltage level  
(e.g., either V or V ). Unused outputs must be left open.  
SS  
DD  
ORDERING INFORMATION  
See detailed ordering and shipping information in the package  
dimensions section on page 8 of this data sheet.  
©
Semiconductor Components Industries, LLC, 2006  
1
Publication Order Number:  
October, 2006 − Rev. 6  
MC14001B/D  
 
1234567...14

中文翻译

下载PDF

MC14023BFELG 替代型号

型号 品牌 替代类型 描述 数据表
MC14023BD ONSEMI

完全替代

 B-SUFFIX SERIES CMOS GATES
MC14023BDG ONSEMI

类似代替

 B-Suffix Series CMOS Gates
MC14023BDR2G ONSEMI

类似代替

 B-SUFFIX SERIES CMOS GATES

与MC14023BFELG相关器件

型号 品牌 获取价格 描述 数据表
MC14023BFL1 ONSEMI

获取价格

 		IC,LOGIC GATE,3 3-INPUT NAND,CMOS,SOP,14PIN,PLASTIC
MC14023UBAL ONSEMI

获取价格

 		NAND GATE
MC14023UBALS MOTOROLA

获取价格

 		IC,LOGIC GATE,3 3-INPUT NAND,CMOS,DIP,14PIN,CERAMIC
MC14023UBCL ONSEMI

获取价格

 		IC,LOGIC GATE,3 3-INPUT NAND,CMOS,DIP,14PIN,CERAMIC
MC14023UBCL MOTOROLA

获取价格

 		UB-Suffix Series COMS Gates
MC14023UBCLD MOTOROLA

获取价格

 		4000/14000/40000 SERIES, TRIPLE 3-INPUT NAND GATE, CDIP14, 632-08
MC14023UBCLDS MOTOROLA

获取价格

 		NAND Gate, 4000/14000/40000 Series, 3-Func, 3-Input, CMOS, CDIP14, 632-08
MC14023UBCLS MOTOROLA

获取价格

 		NAND Gate, CMOS, CDIP14
MC14023UBCP MOTOROLA

获取价格

 		UB-Suffix Series COMS Gates
MC14023UBCPD MOTOROLA

获取价格

 		NAND Gate, 4000/14000/40000 Series, 3-Func, 3-Input, CMOS, PDIP14, PLASTIC, DIP-14

与MC14023BFELG相关文章

您还可以找


热门产品
PCB打样/小批量
铝基板
BOM智能配单
PCBA制造
钣金
精密CNC
模具注塑
薄膜开关
精选活动
PCBA打样特惠
四六层板品质升级
铝基板品质升级
一体化电子制造
DFM下载
服务支持
企业认证
产品展示
工厂展示
工艺能力
积分商城
关于捷配
捷配简介
企业文化
公司动态
人才招聘
联系我们
帮助中心
下单流程
付款流程
开票流程
常见问题
全球PCB制造服务专线 400-613-0088

工作时间：9:00-21:00

CEO邮箱：ceo@jiepei.com

投诉邮箱：tousu@jiepei.com

捷配网-微信公众号 微信公众号
捷配网-微信公众号 抖音公众号
资质认证：
合作快递：
支付方式：
Copyright © 2024 Jiepei.com Inc. All Rights Reserved. 版权所有:杭州捷配信息科技有限公司 浙公网安备 33010502006866号 浙ICP备10014259号-119 营业执照ICP证