MC14001UB, MC14011UB
UB−Suffix Series
CMOS Gates
The UB Series logic gates are constructed with P and N channel
enhancement mode devices in a single monolithic structure
(Complementary MOS). Their primary use is where low power
dissipation and/or high noise immunity is desired. The UB set of
CMOS gates are inverting non−buffered functions.
http://onsemi.com
MARKING
Features
DIAGRAMS
• Supply Voltage Range = 3.0 Vdc to 18 Vdc
• Linear and Oscillator Applications
• Capable of Driving Two Low−Power TTL Loads or One
Low−Power Schottky TTL Load Over the Rated Temperature Range
• Double Diode Protection on All Inputs
14
1
PDIP−14
P SUFFIX
CASE 646
MC140xxUBCP
AWLYYWW
• Pin−for−Pin Replacements for Corresponding CD4000 Series UB
Suffix Devices
14
• Pb−Free Packages are Available*
SOIC−14
D SUFFIX
CASE 751A
140xxU
AWLYWW
MAXIMUM RATINGS (Voltages Referenced to V
)
SS
1
Symbol
Parameter
Value
Unit
V
V
DD
DC Supply Voltage Range
−0.5 to +18.0
V , V
Input or Output Voltage Range
(DC or Transient)
−0.5 to V + 0.5
V
xx
A
WL, L
YY, Y
= Specific Device Code
= Assembly Location
= Wafer Lot
in out
DD
I , I
in out
Input or Output Current
(DC or Transient) per Pin
±10
mA
= Year
WW, W = Work Week
P
D
Power Dissipation, per Package
(Note 1)
500
mW
T
Ambient Temperature Range
Storage Temperature Range
−55 to +125
−65 to +150
260
°C
°C
°C
A
ORDERING INFORMATION
See detailed ordering and shipping information in the package
dimensions section on page 4 of this data sheet.
T
stg
T
Lead Temperature
L
(8−Second Soldering)
Maximum ratings are those values beyond which device damage can occur.
Maximum ratings applied to the device are individual stress limit values (not
normal operating conditions) and are not valid simultaneously. If these limits are
exceeded, device functional operation is not implied, damage may occur and
reliability may be affected.
1. Temperature Derating:
Plastic “P and D/DW” Packages: – 7.0 mW/_C From 65_C To 125_C
This device contains protection circuitry to guard against damage due to high
static voltages or electric fields. However, precautions must be taken to avoid
applications of any voltage higher than maximum rated voltages to this
high−impedance circuit. For proper operation, V and V should be constrained
in
out
to the range V v (V or V ) v V
.
SS
in
out
DD
Unused inputs must always be tied to an appropriate logic voltage level
(e.g., either V or V ). Unused outputs must be left open.
SS
DD
*For additional information on our Pb−Free strategy and soldering details, please
download the ON Semiconductor Soldering and Mounting Techniques
Reference Manual, SOLDERRM/D.
Semiconductor Components Industries, LLC, 2005
1
Publication Order Number:
February, 2005 − Rev. 5
MC14001UB/D