MC10H172
Dual Binary to 1−4−Decoder
(High)
Description
The MC10H172 is a binary coded 2 line to dual 4 line decoder with
selected outputs high. With either E0 or E1 low, the corresponding
selected 4 outputs are low. The common enable E, when high, forces
all outputs low.
http://onsemi.com
MARKING DIAGRAMS*
Features
• Propagation Delay, 2 ns Typical
• Power Dissipation 325 mW Typical (same as MECL 10K™)
• Improved Noise Margin 150 mV (over operating voltage and
temperature range)
16
MC10H172L
AWLYYWW
• Voltage Compensated
1
CDIP−16
L SUFFIX
CASE 620A
• MECL 10K Compatible
• Pb−Free Packages are Available*
LOGIC DIAGRAM
E0 14
10 Q0 3
16
1
11 Q0 2
12 Q0 1
MC10H172P
AWLYYWWG
16
V
V
V
= PIN 1
= PIN 16
CC1
CC2
1
A 9
B 7
13 Q0 0
3 Q1 3
4 Q1 2
5 Q1 1
6 Q1 0
= PIN 8
EE
PDIP−16
P SUFFIX
CASE 648
E 15
E1 2
1 20
DIP
10H172G
AWLYYWW
20
1
PIN ASSIGNMENT
PLLC−20
FN SUFFIX
CASE 775
V
V
E
1
2
3
4
5
6
7
8
16
15
14
13
12
11
10
9
CC1
CC2
E1
Q13
Q12
Q11
Q10
B
E0
A
= Assembly Location
= Year
Q00
Q01
Q02
Q03
A
WL, L = Wafer Lot
YY, Y
WW, W = Work Week
G
= Pb−Free Package
V
EE
*For additional marking information, refer to
Application Note AND8002/D.
Pin assignment is for Dual−in−Line Package.
For PLCC pin assignment, see the Pin Conversion Tables on page 18
of the ON Semiconductor MECL Data Book (DL122/D).
*For additional information on our Pb−Free strategy and soldering details, please
download the ON Semiconductor Soldering and Mounting Techniques
Reference Manual, SOLDERRM/D.
ORDERING INFORMATION
See detailed ordering and shipping information in the package
dimensions section on page 3 of this data sheet.
©
Semiconductor Components Industries, LLC, 2006
1
Publication Order Number:
February, 2006 − Rev. 7
MC10H172/D