5秒后页面跳转
MC10H161L PDF预览

MC10H161L

更新时间: 2024-09-22 05:10:23
品牌 Logo 应用领域
安森美 - ONSEMI 解码器逻辑集成电路驱动
页数 文件大小 规格书
8页 138K
描述
Binary to 1-8 Decoder

MC10H161L 技术参数

是否Rohs认证: 不符合生命周期:Obsolete
零件包装代码:DIP包装说明:DIP, DIP16,.3
针数:16Reach Compliance Code:not_compliant
ECCN代码:EAR99HTS代码:8542.39.00.01
风险等级:5.84系列:10H
输入调节:STANDARDJESD-30 代码:R-GDIP-T16
JESD-609代码:e0长度:19.49 mm
逻辑集成电路类型:OTHER DECODER/DRIVER功能数量:1
端子数量:16最高工作温度:75 °C
最低工作温度:输出特性:OPEN-EMITTER
输出极性:INVERTED封装主体材料:CERAMIC, GLASS-SEALED
封装代码:DIP封装等效代码:DIP16,.3
封装形状:RECTANGULAR封装形式:IN-LINE
包装方法:RAIL峰值回流温度(摄氏度):235
最大电源电流(ICC):84 mAProp。Delay @ Nom-Sup:2.2 ns
传播延迟(tpd):2.1 ns认证状态:Not Qualified
座面最大高度:5.08 mm子类别:Decoder/Drivers
表面贴装:NO技术:ECL
温度等级:COMMERCIAL EXTENDED端子面层:Tin/Lead (Sn/Pb)
端子形式:THROUGH-HOLE端子节距:2.54 mm
端子位置:DUAL处于峰值回流温度下的最长时间:NOT SPECIFIED
宽度:7.62 mm

MC10H161L 数据手册

 浏览型号MC10H161L的Datasheet PDF文件第2页浏览型号MC10H161L的Datasheet PDF文件第3页浏览型号MC10H161L的Datasheet PDF文件第4页浏览型号MC10H161L的Datasheet PDF文件第5页浏览型号MC10H161L的Datasheet PDF文件第6页浏览型号MC10H161L的Datasheet PDF文件第7页 
The MC10H161 provides parallel decoding of a three bit binary  
word to one of eight lines. The MC10H161 is useful in high–speed  
multiplexer/demultiplexer applications.  
The MC10H161 is designed to decode a three bit input word to one  
of eight output lines. The MC10H161 output will be low when  
selected while all other output are high. The enable inputs, when either  
or both are high, force all outputs high.  
http://onsemi.com  
MARKING  
DIAGRAMS  
The MC10H161 is a true parallel decoder. This eliminates unequal  
parallel path delay times found in other decoder designs. These  
devices are ideally suited for multiplexer/demultiplexer applications.  
Propagation Delay, 1.0 ns Typical  
16  
CDIP–16  
L SUFFIX  
CASE 620  
MC10H161L  
AWLYYWW  
1
Power Dissipation, 315 mW Typical (same as MECL 10K)  
Improved Noise Margin 150 mV (Over Operating Voltage and  
Temperature Range)  
16  
PDIP–16  
P SUFFIX  
CASE 648  
MC10H161P  
AWLYYWW  
Voltage Compensated  
MECL 10K–Compatible  
1
LOGIC DIAGRAM  
1
E0 2  
E1 15  
PLCC–20  
FN SUFFIX  
CASE 775  
6 Q0  
10H161  
V
= Pin 1  
= Pin 16  
= Pin 8  
CC1  
V
CC2  
5 Q1  
4 Q2  
3 Q3  
13 Q4  
12 Q5  
AWLYYWW  
V
EE  
A 7  
A
= Assembly Location  
WL = Wafer Lot  
YY = Year  
B 9  
WW = Work Week  
11 Q6  
10 Q7  
C 14  
ORDERING INFORMATION  
TRUTH TABLE  
ENABLE  
INPUTS  
E1 E0  
Device  
Package  
Shipping  
INPUTS  
OUTPUTS  
C
B
A Q0 Q1 Q2 Q3 Q4 Q5 Q6 Q7  
MC10H161L  
CDIP–16  
25 Units/Rail  
L
L
L
L
L
L
L
L
H
X
L
L
L
L
L
L
L
L
X
H
L
L
L
L
L
H
H
L
L
H
L
H
L
H
L
H
X
X
L
H
L
H
H
L
H
H
H
H
H
H
H
H
H
H
L
H
H
H
H
H
H
H
H
H
H
L
H
H
H
H
H
H
H
H
H
H
L
H
H
H
H
H
H
H
H
H
H
L
H
H
H
H
H
H
H
H
H
H
L
H
H
H
H
H
H
H
H
H
H
H
H
H
H
H
H
H
MC10H161P  
PDIP–16  
PLCC–20  
25 Units/Rail  
46 Units/Rail  
L
H
H
H
H
X
X
L
MC10H161FN  
H
H
X
X
H
H
DIP PIN ASSIGNMENT  
1
2
3
4
5
6
7
8
16  
15  
14  
13  
12  
11  
10  
9
V
V
CC2  
E1  
CC1  
E0  
Q3  
Q2  
Q1  
Q0  
A
Pin assignment is for Dual–in–Line  
C
Package. For PLCC pin assignment, see  
the Pin Conversion Tables on page 18 of  
the ON Semiconductor MECL Data  
Book (DL122/D).  
Q4  
Q5  
Q6  
Q7  
B
V
EE  
Semiconductor Components Industries, LLC, 2000  
1
Publication Order Number:  
March, 2000 – Rev. 6  
MC10H161/D  

与MC10H161L相关器件

型号 品牌 获取价格 描述 数据表
MC10H161LD MOTOROLA

获取价格

Decoder/Driver, ECL, CDIP16
MC10H161LDS MOTOROLA

获取价格

Decoder/Driver, ECL, CDIP16
MC10H161LS MOTOROLA

获取价格

Decoder/Driver, ECL, CDIP16
MC10H161M ONSEMI

获取价格

Binary to 1−8 Decoder (Low)
MC10H161MEL ONSEMI

获取价格

Binary to 1−8 Decoder (Low)
MC10H161MELG ONSEMI

获取价格

Binary to 1−8 Decoder (Low)
MC10H161MG ONSEMI

获取价格

Binary to 1−8 Decoder (Low)
MC10H161P MOTOROLA

获取价格

Binary to 1-8 Decoder( Low )
MC10H161P ONSEMI

获取价格

Binary to 1-8 Decoder
MC10H161PG ONSEMI

获取价格

Binary to 1−8 Decoder (Low)