SEMICONDUCTOR TECHNICAL DATA
L SUFFIX
CERAMIC PACKAGE
CASE 620–10
The MC10H135 is a dual J–K master–slave flip–flop. The device is provided
with an asynchronous set(s) and reset(R). These set and reset inputs overide
the clock.
A common clock is provided with separate J–K inputs. When the clock is
static, the JK inputs do not effect the output. The output states of the flip flop
change on the positive transition of the clock.
P SUFFIX
PLASTIC PACKAGE
CASE 648–08
FN SUFFIX
PLCC
CASE 775–02
•
•
Propagation delay, 1.5 ns Typical
Power Dissipation, 280 mW
Typical/Pkg. (No Load)
•
Improved Noise Margin 150
mV (Over Operating Voltage
and Temperature Range)
•
f
250 MHz Max•
Voltage Compensated
MECL 10K–Compatible
tog
•
LOGIC DIAGRAM
S1
5
MAXIMUM RATINGS
2
3
Q1
Q1
J1
7
6
Characteristic
Symbol
Rating
Unit
Vdc
Vdc
mA
K1
Power Supply (V
= 0)
V
EE
–8.0 to 0
CC
Input Voltage (V
= 0)
V
I
0 to V
EE
R1
C
4
9
V
V
=
=
=
PIN 1
PIN 16
PIN 8
CC
CC1
CC2
EE
Output Current— Continuous
— Surge
I
50
100
out
V
S2 12
Operating Temperature Range
T
0 to +75
°C
15
Q2
Q2
A
J2 10
K2 11
Storage Temperature Range— Plastic
— Ceramic
T
stg
–55 to +150
–55 to +165
°C
°C
14
ELECTRICAL CHARACTERISTICS (V
0°
= –5.2 V ±5%) (See Note)
R2 13
EE
25°
75°
RS TRUTH TABLE
CLOCK J–K TRUTH TABLE*
R
S
Q
J
K
Q
n + 1
n + 1
Characteristic
Symbol Min
Max
Min
Max
Min
Max
Unit
L
L
L
H
L
Q
n
H
L
H
L
L
L
Q
n
L
Power Supply Current
I
—
75
—
68
—
75
mA
E
Input Current High
Pins 6, 7, 10, 11
Pins 4, 5, 12, 13
Pin 9
I
µA
H
H
L
H
H
H
inH
—
—
—
460
800
675
—
—
—
285
500
420
—
—
—
285
500
420
H
N.D.
H
Q
n
N.D. = Not Defined
*Output states change on
positive transition of clock
for J–K input condition
present.
Input Current Low
High Output Voltage
Low Output Voltage
High Input Voltage
Low Input Voltage
Ii
nL
0.5
—
0.5
—
0.3
—
µA
V
OH
–1.02 –0.84 –0.98 –0.81 –0.92 –0.735 Vdc
–1.95 –1.63 –1.95 –1.63 –1.95 –1.60 Vdc
–1.17 –0.84 –1.13 –0.81 –1.07 –0.735 Vdc
–1.95 –1.48 –1.95 –1.48 –1.95 –1.45 Vdc
DIP PIN ASSIGNMENT
V
OL
V
IH
1
2
3
4
5
6
7
8
16
15
14
13
12
11
10
9
V
V
CC2
CC1
Q1
V
IL
Q2
Q2
R2
S2
K2
J2
AC PARAMETERS
Q1
R1
S1
K1
J1
Propagation Delay
Set, Reset, Clock
t
0.7
2.6
0.7
2.6
0.7
2.6
ns
pd
Rise Time
t
0.7
0.7
1.5
1.0
250
2.2
2.2
—
0.7
0.7
1.5
1.0
250
2.2
2.2
—
0.7
0.7
1.5
1.0
250
2.2
2.2
—
ns
ns
r
Fall Time
t
f
Set–up Time
Hold Time
t
ns
set
V
C
EE
t
—
—
—
ns
hold
Toggle Frequency
f
—
—
—
MHz
Pin assignment is for Dual–in–Line Package.
For PLCC pin assignment, see the Pin Conversion
Tables on page 6–11 of the Motorola MECL Data
Book (DL122/D).
tog
NOTE:
Each MECL 10H series circuit has been designed to meet the dc specifications shown in the test table,
afterthermalequilibriumhasbeenestablished.Thecircuitisinatestsocketormountedonaprintedcircuit
board and transverse air flow greater than 500 Ifpm is maintained. Outputs are terminated through a
50–ohm resistor to –2.0 volts.
9/96
Motorola, Inc. 1996
REV 6
2–89