5秒后页面跳转
MC10H135FN PDF预览

MC10H135FN

更新时间: 2024-11-03 22:58:11
品牌 Logo 应用领域
摩托罗拉 - MOTOROLA 触发器逻辑集成电路
页数 文件大小 规格书
3页 101K
描述
Dual J-K Master-Slave Flip-Flop

MC10H135FN 技术参数

生命周期:Transferred零件包装代码:QLCC
包装说明:QCCJ, LDCC20,.4SQ针数:20
Reach Compliance Code:unknownHTS代码:8542.39.00.01
风险等级:5.23其他特性:WITH INDIVIDUAL SET AND RESET INPUTS
系列:10HJESD-30 代码:S-PQCC-J20
JESD-609代码:e0长度:8.9662 mm
逻辑集成电路类型:JBAR-KBAR FLIP-FLOP最大频率@ Nom-Sup:250000000 Hz
位数:2功能数量:1
端子数量:20最高工作温度:75 °C
最低工作温度:输出特性:OPEN-EMITTER
输出极性:COMPLEMENTARY封装主体材料:PLASTIC/EPOXY
封装代码:QCCJ封装等效代码:LDCC20,.4SQ
封装形状:SQUARE封装形式:CHIP CARRIER
最大电源电流(ICC):75 mA传播延迟(tpd):2.6 ns
认证状态:Not Qualified座面最大高度:4.57 mm
子类别:FF/Latches表面贴装:YES
技术:ECL温度等级:COMMERCIAL EXTENDED
端子面层:Tin/Lead (Sn/Pb)端子形式:J BEND
端子节距:1.27 mm端子位置:QUAD
触发器类型:POSITIVE EDGE宽度:8.9662 mm
最小 fmax:250 MHzBase Number Matches:1

MC10H135FN 数据手册

 浏览型号MC10H135FN的Datasheet PDF文件第2页浏览型号MC10H135FN的Datasheet PDF文件第3页 
SEMICONDUCTOR TECHNICAL DATA  
L SUFFIX  
CERAMIC PACKAGE  
CASE 620–10  
The MC10H135 is a dual J–K master–slave flip–flop. The device is provided  
with an asynchronous set(s) and reset(R). These set and reset inputs overide  
the clock.  
A common clock is provided with separate J–K inputs. When the clock is  
static, the JK inputs do not effect the output. The output states of the flip flop  
change on the positive transition of the clock.  
P SUFFIX  
PLASTIC PACKAGE  
CASE 648–08  
FN SUFFIX  
PLCC  
CASE 775–02  
Propagation delay, 1.5 ns Typical  
Power Dissipation, 280 mW  
Typical/Pkg. (No Load)  
Improved Noise Margin 150  
mV (Over Operating Voltage  
and Temperature Range)  
f
250 MHz Max  
Voltage Compensated  
MECL 10K–Compatible  
tog  
LOGIC DIAGRAM  
S1  
5
MAXIMUM RATINGS  
2
3
Q1  
Q1  
J1  
7
6
Characteristic  
Symbol  
Rating  
Unit  
Vdc  
Vdc  
mA  
K1  
Power Supply (V  
= 0)  
V
EE  
–8.0 to 0  
CC  
Input Voltage (V  
= 0)  
V
I
0 to V  
EE  
R1  
C
4
9
V
V
=
=
=
PIN 1  
PIN 16  
PIN 8  
CC  
CC1  
CC2  
EE  
Output CurrentContinuous  
— Surge  
I
50  
100  
out  
V
S2 12  
Operating Temperature Range  
T
0 to +75  
°C  
15  
Q2  
Q2  
A
J2 10  
K2 11  
Storage Temperature RangePlastic  
— Ceramic  
T
stg  
–55 to +150  
–55 to +165  
°C  
°C  
14  
ELECTRICAL CHARACTERISTICS (V  
0°  
= –5.2 V ±5%) (See Note)  
R2 13  
EE  
25°  
75°  
RS TRUTH TABLE  
CLOCK J–K TRUTH TABLE*  
R
S
Q
J
K
Q
n + 1  
n + 1  
Characteristic  
Symbol Min  
Max  
Min  
Max  
Min  
Max  
Unit  
L
L
L
H
L
Q
n
H
L
H
L
L
L
Q
n
L
Power Supply Current  
I
75  
68  
75  
mA  
E
Input Current High  
Pins 6, 7, 10, 11  
Pins 4, 5, 12, 13  
Pin 9  
I
µA  
H
H
L
H
H
H
inH  
460  
800  
675  
285  
500  
420  
285  
500  
420  
H
N.D.  
H
Q
n
N.D. = Not Defined  
*Output states change on  
positive transition of clock  
for J–K input condition  
present.  
Input Current Low  
High Output Voltage  
Low Output Voltage  
High Input Voltage  
Low Input Voltage  
Ii  
nL  
0.5  
0.5  
0.3  
µA  
V
OH  
–1.02 –0.84 –0.98 –0.81 –0.92 –0.735 Vdc  
–1.95 –1.63 –1.95 –1.63 –1.95 –1.60 Vdc  
–1.17 –0.84 –1.13 –0.81 –1.07 –0.735 Vdc  
–1.95 –1.48 –1.95 –1.48 –1.95 –1.45 Vdc  
DIP PIN ASSIGNMENT  
V
OL  
V
IH  
1
2
3
4
5
6
7
8
16  
15  
14  
13  
12  
11  
10  
9
V
V
CC2  
CC1  
Q1  
V
IL  
Q2  
Q2  
R2  
S2  
K2  
J2  
AC PARAMETERS  
Q1  
R1  
S1  
K1  
J1  
Propagation Delay  
Set, Reset, Clock  
t
0.7  
2.6  
0.7  
2.6  
0.7  
2.6  
ns  
pd  
Rise Time  
t
0.7  
0.7  
1.5  
1.0  
250  
2.2  
2.2  
0.7  
0.7  
1.5  
1.0  
250  
2.2  
2.2  
0.7  
0.7  
1.5  
1.0  
250  
2.2  
2.2  
ns  
ns  
r
Fall Time  
t
f
Set–up Time  
Hold Time  
t
ns  
set  
V
C
EE  
t
ns  
hold  
Toggle Frequency  
f
MHz  
Pin assignment is for Dual–in–Line Package.  
For PLCC pin assignment, see the Pin Conversion  
Tables on page 6–11 of the Motorola MECL Data  
Book (DL122/D).  
tog  
NOTE:  
Each MECL 10H series circuit has been designed to meet the dc specifications shown in the test table,  
afterthermalequilibriumhasbeenestablished.Thecircuitisinatestsocketormountedonaprintedcircuit  
board and transverse air flow greater than 500 Ifpm is maintained. Outputs are terminated through a  
50–ohm resistor to –2.0 volts.  
9/96  
Motorola, Inc. 1996  
REV 6  

与MC10H135FN相关器件

型号 品牌 获取价格 描述 数据表
MC10H135FNG ONSEMI

获取价格

Dual J−K Master−Slave Flip−Flop
MC10H135FNR2 ONSEMI

获取价格

Dual J−K Master−Slave Flip−Flop
MC10H135FNR2G ONSEMI

获取价格

Dual J−K Master−Slave Flip−Flop
MC10H135L MOTOROLA

获取价格

Dual J-K Master-Slave Flip-Flop
MC10H135L ONSEMI

获取价格

Dual J−K Master−Slave Flip−Flop
MC10H135LD MOTOROLA

获取价格

J-K Flip-Flop, 2-Func, Master-slave Triggered, ECL, CDIP16
MC10H135LDS MOTOROLA

获取价格

J-K Flip-Flop, 2-Func, Master-slave Triggered, ECL, CDIP16
MC10H135LS MOTOROLA

获取价格

J-K Flip-Flop, 2-Func, Master-slave Triggered, ECL, CDIP16
MC10H135M ONSEMI

获取价格

Dual J−K Master−Slave Flip−Flop
MC10H135MG ONSEMI

获取价格

Dual J−K Master−Slave Flip−Flop