5秒后页面跳转
MC10H130P PDF预览

MC10H130P

更新时间: 2024-09-23 05:10:23
品牌 Logo 应用领域
安森美 - ONSEMI 触发器锁存器逻辑集成电路光电二极管
页数 文件大小 规格书
5页 141K
描述
Dual Latch

MC10H130P 技术参数

是否Rohs认证: 不符合生命周期:Obsolete
零件包装代码:DIP包装说明:PLASTIC, DIP-16
针数:16Reach Compliance Code:not_compliant
HTS代码:8542.39.00.01风险等级:7.65
系列:10HJESD-30 代码:R-PDIP-T16
JESD-609代码:e0长度:19.175 mm
逻辑集成电路类型:D LATCH位数:2
功能数量:1端子数量:16
最高工作温度:75 °C最低工作温度:
输出特性:OPEN-EMITTER输出极性:COMPLEMENTARY
封装主体材料:PLASTIC/EPOXY封装代码:DIP
封装等效代码:DIP16,.3封装形状:RECTANGULAR
封装形式:IN-LINE峰值回流温度(摄氏度):NOT SPECIFIED
Prop。Delay @ Nom-Sup:1.9 ns传播延迟(tpd):1.7 ns
认证状态:Not Qualified座面最大高度:4.44 mm
子类别:FF/Latches表面贴装:NO
技术:ECL温度等级:COMMERCIAL EXTENDED
端子面层:Tin/Lead (Sn/Pb)端子形式:THROUGH-HOLE
端子节距:2.54 mm端子位置:DUAL
处于峰值回流温度下的最长时间:NOT SPECIFIED触发器类型:LOW LEVEL
宽度:7.62 mmBase Number Matches:1

MC10H130P 数据手册

 浏览型号MC10H130P的Datasheet PDF文件第2页浏览型号MC10H130P的Datasheet PDF文件第3页浏览型号MC10H130P的Datasheet PDF文件第4页浏览型号MC10H130P的Datasheet PDF文件第5页 
MC10H130  
Dual Latch  
Description  
The MC10H130 is a MECL 10Hpart which is a functional/pinout  
duplication of the standard MECL 10Kfamily part, with 100%  
improvement in clock speed and propagation delay and no increase in  
power supply current.  
http://onsemi.com  
MARKING DIAGRAMS*  
Features  
Propagation Delay, 1.0 ns Typical  
Power Dissipation, 155 mW Typical  
16  
Improved Noise Margin 150 mV (Over Operating Voltage and  
MC10H130L  
AWLYYWW  
Temperature Range)  
Voltage Compensated  
1
MECL 10K Compatible  
CDIP16  
L SUFFIX  
CASE 620A  
PbFree Packages are Available*  
S1  
5
Table 1. TRUTH TABLE  
2
3
Q1  
Q1  
D1  
CE1  
7
6
D
C
CE  
Q
n+1  
L
H
X
X
X
L
L
L
L
L
16  
1
H
L
H
L
Q
n
n
n
MC10H130P  
AWLYYWWG  
16  
V
= PIN 1  
= PIN 16  
H
H
Q
R1  
C
4
9
CC1  
CC2  
H
Q
V
V
1
R2 13  
= PIN 8  
EE  
PDIP16  
P SUFFIX  
CASE 648  
14  
Q2  
CE2 11  
D2 10  
15  
Q2  
S2 12  
1 20  
Figure 1. Logic Diagram  
10H130G  
AWLYYWW  
20  
1
1
2
3
4
5
6
7
8
16  
15  
14  
13  
12  
11  
10  
9
V
V
CC2  
CC1  
PLLC20  
FN SUFFIX  
CASE 775  
Q1  
Q2  
Q2  
R2  
S2  
Q1  
R1  
S1  
A
= Assembly Location  
= Wafer Lot  
= Year  
= Work Week  
= PbFree Package  
C
C
E2  
E1  
WL  
YY  
WW  
G
D1  
D2  
C
V
EE  
Pin assignment is for DualinLine Package.  
Figure 2. Pin Assignment  
*For additional marking information, refer to  
Application Note AND8002/D.  
*For additional information on our PbFree strategy and soldering details, please  
download the ON Semiconductor Soldering and Mounting Techniques  
Reference Manual, SOLDERRM/D.  
ORDERING INFORMATION  
See detailed ordering and shipping information in the package  
dimensions section on page 3 of this data sheet.  
©
Semiconductor Components Industries, LLC, 2006  
1
Publication Order Number:  
February, 2006 Rev. 8  
MC10H130/D  

MC10H130P 替代型号

型号 品牌 替代类型 描述 数据表
MC10H176FNR2G ONSEMI

类似代替

Hex D Master−Slave Flip−Flop
MC10H131FNG ONSEMI

功能相似

Dual D Type Master−Slave Flip−Flop

与MC10H130P相关器件

型号 品牌 获取价格 描述 数据表
MC10H130PDS MOTOROLA

获取价格

D Latch, 2-Func, 1-Bit, ECL, PDIP16
MC10H130PG ONSEMI

获取价格

Dual Latch
MC10H131 ONSEMI

获取价格

Dual D Type Master-Slave Flip-Flop
MC10H131_06 ONSEMI

获取价格

Dual D Type Master−Slave Flip−Flop
MC10H131FN ONSEMI

获取价格

Dual D Type Master−Slave Flip−Flop
MC10H131FN MOTOROLA

获取价格

Dual D Type Master-Slave Flip-Flop
MC10H131FN ROCHESTER

获取价格

10H SERIES, POSITIVE EDGE TRIGGERED D FLIP-FLOP, COMPLEMENTARY OUTPUT, PQCC20, PLASTIC, LC
MC10H131FNG ONSEMI

获取价格

Dual D Type Master−Slave Flip−Flop
MC10H131FNG ROCHESTER

获取价格

10H SERIES, POSITIVE EDGE TRIGGERED D FLIP-FLOP, COMPLEMENTARY OUTPUT, PQCC20, LEAD FREE,
MC10H131FNR2 ONSEMI

获取价格

Dual D Type Master−Slave Flip−Flop