5秒后页面跳转
MC10H106L PDF预览

MC10H106L

更新时间: 2024-10-30 22:58:07
品牌 Logo 应用领域
安森美 - ONSEMI
页数 文件大小 规格书
4页 112K
描述
Triple 4-3-3-Onput NOR Gate

MC10H106L 技术参数

是否Rohs认证: 不符合生命周期:Obsolete
零件包装代码:DIP包装说明:CERAMIC, DIP-16
针数:16Reach Compliance Code:not_compliant
HTS代码:8542.39.00.01Factory Lead Time:1 week
风险等级:8.4其他特性:ASYMMETRICAL INPUTS
系列:10HJESD-30 代码:R-GDIP-T16
JESD-609代码:e0长度:19.49 mm
逻辑集成电路类型:NOR GATE功能数量:3
输入次数:4端子数量:16
最高工作温度:75 °C最低工作温度:
封装主体材料:CERAMIC, GLASS-SEALED封装代码:DIP
封装等效代码:DIP16,.3封装形状:RECTANGULAR
封装形式:IN-LINE包装方法:RAIL
峰值回流温度(摄氏度):235Prop。Delay @ Nom-Sup:1.55 ns
传播延迟(tpd):1.5 ns认证状态:Not Qualified
施密特触发器:NO座面最大高度:5.08 mm
子类别:Gates表面贴装:NO
技术:ECL温度等级:COMMERCIAL EXTENDED
端子面层:Tin/Lead (Sn/Pb)端子形式:THROUGH-HOLE
端子节距:2.54 mm端子位置:DUAL
处于峰值回流温度下的最长时间:NOT SPECIFIED宽度:7.62 mm

MC10H106L 数据手册

 浏览型号MC10H106L的Datasheet PDF文件第2页浏览型号MC10H106L的Datasheet PDF文件第3页浏览型号MC10H106L的Datasheet PDF文件第4页 
The MC10H106 is a triple 4–3–3 input NOR gate. This 10H part is a  
functional/pinout duplication of the standard MECL 10K family part,  
with 100% improvement in propagation delay and no increase in  
power– supply current.  
http://onsemi.com  
Propagation Delay, 1.0 ns Typical  
Improved Noise Margin 150 mV (Over Operating Voltage and  
Temperature Range)  
MARKING  
DIAGRAMS  
16  
Voltage Compensated  
MECL 10K–Compatible  
CDIP–16  
L SUFFIX  
CASE 620A  
MC10H106L  
AWLYYWW  
LOGIC DIAGRAM  
1
4
16  
5
3
6
7
PDIP–16  
P SUFFIX  
CASE 648  
MC10H106P  
AWLYYWW  
1
9
1
10  
11  
2
PLCC–20  
FN SUFFIX  
CASE 775  
10H106  
12  
13  
14  
AWLYYWW  
15  
V
= PIN 1  
= PIN 16  
= PIN 8  
CC1  
A
= Assembly Location  
V
CC2  
WL = Wafer Lot  
YY = Year  
V
EE  
WW = Work Week  
DIP  
PIN ASSIGNMENT  
ORDERING INFORMATION  
Device  
Package  
Shipping  
V
V
CC2  
1
2
3
4
5
6
7
8
16  
15  
14  
13  
12  
11  
10  
9
CC1  
MC10H106L  
CDIP–16  
25 Units/Rail  
B
OUT  
C
OUT  
MC10H106P  
PDIP–16  
PLCC–20  
25 Units/Rail  
46 Units/Rail  
C
IN  
A
OUT  
C
IN  
A
IN  
MC10H106FN  
C
IN  
A
IN  
B
IN  
A
IN  
B
IN  
A
IN  
B
IN  
V
EE  
Pin assignment is for Dual–in–Line Package.  
For PLCC pin assignment, see the Pin Conversion Tables on page 18  
of the ON Semiconductor MECL Data Book (DL122/D).  
Semiconductor Components Industries, LLC, 2000  
1
Publication Order Number:  
May, 2000 – Rev. 8  
MC10H106/D  

与MC10H106L相关器件

型号 品牌 获取价格 描述 数据表
MC10H106M ONSEMI

获取价格

Triple 4−3−3−Input NOR Gate
MC10H106MEL ONSEMI

获取价格

Triple 4−3−3−Input NOR Gate
MC10H106MELG ONSEMI

获取价格

Triple 4−3−3−Input NOR Gate
MC10H106MG ONSEMI

获取价格

Triple 4−3−3−Input NOR Gate
MC10H106ML1 ONSEMI

获取价格

10H SERIES, TRIPLE 4-INPUT NOR GATE, PDSO16, EIAJ, SO-16
MC10H106P MOTOROLA

获取价格

Triple 4-3-3 Input NOR Gate
MC10H106P ONSEMI

获取价格

Triple 4-3-3-Onput NOR Gate
MC10H106PD MOTOROLA

获取价格

Gate, ECL10K, PDIP16
MC10H106PDS MOTOROLA

获取价格

Gate, ECL10K, PDIP16
MC10H106PG ONSEMI

获取价格

Triple 4−3−3−Input NOR Gate