5秒后页面跳转
MC10H100FN PDF预览

MC10H100FN

更新时间: 2024-09-06 22:39:47
品牌 Logo 应用领域
安森美 - ONSEMI /
页数 文件大小 规格书
4页 113K
描述
Quad 2 - input NOR GATE With strobe

MC10H100FN 技术参数

是否无铅: 含铅是否Rohs认证: 不符合
生命周期:Obsolete零件包装代码:QLCC
包装说明:PLASTIC, LCC-20针数:20
Reach Compliance Code:not_compliantHTS代码:8542.39.00.01
风险等级:5.79系列:10H
JESD-30 代码:S-PQCC-J20JESD-609代码:e0
长度:8.965 mm逻辑集成电路类型:NOR GATE
功能数量:4输入次数:2
端子数量:20最高工作温度:75 °C
最低工作温度:封装主体材料:PLASTIC/EPOXY
封装代码:QCCJ封装等效代码:LDCC20,.4SQ
封装形状:SQUARE封装形式:CHIP CARRIER
峰值回流温度(摄氏度):NOT SPECIFIED电源:-5.2 V
最大电源电流(ICC):29 mAProp。Delay @ Nom-Sup:1.8 ns
传播延迟(tpd):1.7 ns认证状态:Not Qualified
施密特触发器:NO座面最大高度:4.57 mm
子类别:Gates表面贴装:YES
技术:ECL温度等级:COMMERCIAL EXTENDED
端子面层:Tin/Lead (Sn/Pb)端子形式:J BEND
端子节距:1.27 mm端子位置:QUAD
处于峰值回流温度下的最长时间:NOT SPECIFIED宽度:8.965 mm
Base Number Matches:1

MC10H100FN 数据手册

 浏览型号MC10H100FN的Datasheet PDF文件第2页浏览型号MC10H100FN的Datasheet PDF文件第3页浏览型号MC10H100FN的Datasheet PDF文件第4页 
The MC10H100 is a quad NOR gate. Each gate has 3 inputs, two of  
which are independent and one of which is tied common to all four  
gates.  
http://onsemi.com  
Propagation Delay, 1.0 ns Typical  
25 mW Typ/Gate (No Load)  
Improved Noise Margin 150 mV (Over Operating Voltage and  
Temperature Range)  
MARKING  
DIAGRAMS  
16  
Voltage Compensated  
MECL 10K–Compatible  
CDIP–16  
L SUFFIX  
CASE 620  
MC10H100L  
AWLYYWW  
LOGIC DIAGRAM  
1
4
16  
2
5
PDIP–16  
P SUFFIX  
CASE 648  
MC10H100P  
AWLYYWW  
6
3
7
9
1
1
10  
14  
11  
PLCC–20  
FN SUFFIX  
CASE 775  
10H100  
12  
15  
13  
AWLYYWW  
V
= PIN 1  
= PIN 16  
= PIN 8  
2 = 4 + 5 + 9  
CC1  
V
CC2  
V
EE  
A
= Assembly Location  
WL = Wafer Lot  
YY = Year  
WW = Work Week  
DIP  
PIN ASSIGNMENT  
ORDERING INFORMATION  
V
V
CC2  
1
2
3
4
5
6
7
8
16  
15  
14  
13  
12  
11  
10  
9
CC1  
Device  
Package  
Shipping  
D
OUT  
A
OUT  
MC10H100L  
CDIP–16  
25 Units/Rail  
C
OUT  
B
OUT  
D
IN  
A
IN  
MC10H100P  
PDIP–16  
PLCC–20  
25 Units/Rail  
46 Units/Rail  
D
IN  
A
IN  
MC10H100FN  
C
IN  
B
IN  
C
IN  
B
IN  
COMMON  
INPUT  
V
EE  
(A, B, C, D)  
Pin assignment is for Dual–in–Line Package.  
For PLCC pin assignment, see the Pin Conversion Tables on page 18  
of the ON Semiconductor MECL Data Book (DL122/D).  
Semiconductor Components Industries, LLC, 2000  
1
Publication Order Number:  
March, 2000 – Rev. 6  
MC10H100/D  

与MC10H100FN相关器件

型号 品牌 获取价格 描述 数据表
MC10H100FNR2 MOTOROLA

获取价格

DUAL 6-4 INPUT PARITY CHECKER
MC10H100FNR2 FREESCALE

获取价格

TRIPLE 2-INPUT EXCLUSIVE-OR GATE
MC10H100L MOTOROLA

获取价格

Quad 2-Input NOR Gate With Strobe
MC10H100L ONSEMI

获取价格

Quad 2 - input NOR GATE With strobe
MC10H100LD MOTOROLA

获取价格

NOR Gate, ECL10K, CDIP16
MC10H100LDS MOTOROLA

获取价格

NOR Gate, ECL10K, CDIP16
MC10H100LS MOTOROLA

获取价格

NOR Gate, ECL10K, CDIP16
MC10H100M ONSEMI

获取价格

Quad 2−Input NOR Gate With Strobe
MC10H100MEL ONSEMI

获取价格

Quad 2−Input NOR Gate With Strobe
MC10H100MELG ONSEMI

获取价格

Quad 2−Input NOR Gate With Strobe