5秒后页面跳转
MC10E195FNG PDF预览

MC10E195FNG

更新时间: 2024-01-04 11:39:39
品牌 Logo 应用领域
安森美 - ONSEMI 延迟线
页数 文件大小 规格书
11页 151K
描述
5V ECL Programmable Delay Chip

MC10E195FNG 技术参数

是否Rohs认证:符合生命周期:Obsolete
零件包装代码:QLCC包装说明:QCCJ, LDCC28,.5SQ
针数:28Reach Compliance Code:unknown
HTS代码:8542.39.00.01风险等级:5.59
Is Samacsys:NBase Number Matches:1

MC10E195FNG 数据手册

 浏览型号MC10E195FNG的Datasheet PDF文件第2页浏览型号MC10E195FNG的Datasheet PDF文件第3页浏览型号MC10E195FNG的Datasheet PDF文件第4页浏览型号MC10E195FNG的Datasheet PDF文件第5页浏览型号MC10E195FNG的Datasheet PDF文件第6页浏览型号MC10E195FNG的Datasheet PDF文件第7页 
MC10E195, MC100E195  
5VꢀECL Programmable  
Delay Chip  
Description  
The MC10E/100E195 is a programmable delay chip (PDC)  
designed primarily for clock de-skewing and timing adjustment. It  
provides variable delay of a differential ECL input transition.  
The delay section consists of a chain of gates organized as shown in  
the logic symbol. The first two delay elements feature gates that have  
been modified to have delays 1.25 and 1.5 times the basic gate delay of  
approximately 80 ps. These two elements provide the E195 with a  
digitally-selectable resolution of approximately 20 ps. The required  
device delay is selected by the seven address inputs D[0:6], which are  
latched on chip by a high signal on the latch enable (LEN) control.  
Because the delay programmability of the E195 is achieved by  
purely differential ECL gate delays the device will operate at  
frequencies of > 1.0 GHz while maintaining over 600 mV of output  
swing.  
http://onsemi.com  
PLCC28  
FN SUFFIX  
CASE 776  
MARKING DIAGRAM*  
1
MCxxxE195FNG  
AWLYYWW  
The E195 thus offers very fine resolution, at very high frequencies,  
that is selectable entirely from a digital input allowing for very  
accurate system clock timing.  
An eighth latched input, D7, is provided for cascading multiple  
PDC’s for increased programmable range. The cascade logic allows  
full control of multiple PDC’s, at the expense of only a single added  
line to the data bus for each additional PDC, without the need for any  
external gating.  
xxx  
A
WL  
YY  
WW  
G
= 10 or 100  
= Assembly Location  
= Wafer Lot  
= Year  
= Work Week  
= PbFree Package  
The V pin, an internally generated voltage supply, is available to  
BB  
this device only. For single-ended input conditions, the unused  
*For additional marking information, refer to  
Application Note AND8002/D.  
differential input is connected to V as a switching reference voltage.  
BB  
V
BB  
may also rebias AC coupled inputs. When used, decouple V  
BB  
and V via a 0.01 mF capacitor and limit current sourcing or sinking  
CC  
ORDERING INFORMATION  
See detailed ordering and shipping information in the package  
dimensions section on page 9 of this data sheet.  
to 0.5 mA. When not used, V should be left open.  
BB  
The 100 Series contains temperature compensation.  
Features  
2.0 ns Worst Case Delay Range  
20 ps/Delay Step Resolution  
>1.0 GHz Bandwidth  
On Chip Cascade Circuitry  
Meets or Exceeds JEDEC Spec EIA/JESD78 IC  
Latchup Test  
Moisture Sensitivity Level: Pb = 1; PbFree = 3  
For Additional Information, see Application Note  
AND8003/D  
Flammability Rating: UL 94 V0 @ 0.125 in,  
Oxygen Index: 28 to 34  
Transistor Count = 368 devices  
PECL Mode Operating Range: V = 4.2 V to 5.7 V  
CC  
with V = 0 V  
EE  
NECL Mode Operating Range: V = 0 V  
CC  
with V = 4.2 V to 5.7 V  
EE  
PbFree Packages are Available*  
Internal Input 50 kW Pulldown Resistors  
ESD Protection: Human Body Model; > 2 kV,  
Machine Model; > 200 V  
*For additional information on our PbFree strategy and soldering details, please  
download the ON Semiconductor Soldering and Mounting Techniques  
Reference Manual, SOLDERRM/D.  
©
Semiconductor Components Industries, LLC, 2006  
1
Publication Order Number:  
November, 2006 Rev. 10  
MC10E195/D  

MC10E195FNG 替代型号

型号 品牌 替代类型 描述 数据表
MC100EP196BMNG ONSEMI

功能相似

3.3 V ECL Programmable Delay Chip With FTUNE
MC100EP195BFAG ONSEMI

功能相似

3.3V ECL Programmable Delay Chip
MC100EP195MNG ONSEMI

功能相似

3.3V ECL Programmable Delay Chip

与MC10E195FNG相关器件

型号 品牌 获取价格 描述 数据表
MC10E195FNR2 ONSEMI

获取价格

5V ECL Programmable Delay Chip
MC10E195FNR2G ONSEMI

获取价格

5V ECL Programmable Delay Chip
MC10E196 ONSEMI

获取价格

PROGRAMMABLE DELAY CHIP
MC10E196_06 ONSEMI

获取价格

5V ECL Programmable Delay Chip
MC10E196FN ONSEMI

获取价格

5V ECL Programmable Delay Chip
MC10E196FN MOTOROLA

获取价格

PROGRAMMABLE DELAY CHIP
MC10E196FNG ONSEMI

获取价格

5V ECL Programmable Delay Chip
MC10E196FNR2 ONSEMI

获取价格

5V ECL Programmable Delay Chip
MC10E196FNR2 MOTOROLA

获取价格

Active Delay Line, Programmable, 1-Func, 127-Tap, Complementary Output, ECL, PQCC28, PLAST
MC10E196FNR2G ONSEMI

获取价格

5V ECL Programmable Delay Chip