Datasheet > 逻辑 > 栅极> MC10212

MC10212

更新时间： 2024-11-19 04:41:03

品牌	Logo	应用领域
摩托罗拉 - MOTOROLA		栅
页数	文件大小	规格书
5页	74K
描述
High Speed Dual 3-Input/3-Output OR/NOR Gate

阅读下载

中文翻译

获取价格

数据手册

如果您发现信息不准确，欢迎纠错

MC10212 数据手册

SEMICONDUCTOR TECHNICAL DATA

The MC10212 is designed to drive up to six transmission lines simul–

taneously. The multiple outputs of this device also allow the wire “OR”–ing of

several levels of gating for minimization of gate and package count.

The ability to control three parallel lines with minimum propagation delay

from a single point makes the MC10212 particularly useful in clock distribution

applications where minimum clock skew is desired.

L SUFFIX

CERAMIC PACKAGE

CASE 620–10

= 160 mW typ/pkg (No Load)

= 1.5 ns typ (All Outputs Loaded)

P SUFFIX

PLASTIC PACKAGE

CASE 648–08

t , t = 1.5 ns typ (20%–80%)

r f

FN SUFFIX

PLCC

CASE 775–02

LOGIC DIAGRAM

DIP

PIN ASSIGNMENT

CC1

CC2

CC1

OUT

= PIN 1, 15

= PIN 16

= PIN 8

CC1

CC2

Pin assignment is for Dual–in–Line Package.

For PLCC pin assignment, see the Pin Conversion

Tables on page 6–11 of the Motorola MECL Data

Book (DL122/D).

3/93

Motorola, Inc. 1996

REV 5

3–192

12 3 4 5

中文翻译

下载PDF

与MC10212相关器件

型号	品牌	获取价格	描述	数据表
MC10212FN	MOTOROLA	获取价格	High Speed Dual 3-Input/3-Output OR/NOR Gate
MC10212FNR2	MOTOROLA	获取价格	OR/NOR Gate, 10K Series, 2-Func, 3-Input, ECL, PQCC20, PLASTIC, LCC-20
MC10212L	MOTOROLA	获取价格	High Speed Dual 3-Input/3-Output OR/NOR Gate
MC10212LD	MOTOROLA	获取价格	暂无描述
MC10212LDS	MOTOROLA	获取价格	IC,LOGIC GATE,2 3-INPUT OR/NOR,ECL10,DIP,16PIN,CERAMIC
MC10212LS	MOTOROLA	获取价格	OR/NOR Gate, ECL10K, CDIP16
MC10212P	MOTOROLA	获取价格	High Speed Dual 3-Input/3-Output OR/NOR Gate
MC10212PD	MOTOROLA	获取价格	OR/NOR Gate, ECL10K, PDIP16
MC10212PDS	MOTOROLA	获取价格	OR/NOR Gate, ECL10K, PDIP16
MC10212PS	MOTOROLA	获取价格	OR/NOR Gate, ECL10K, PDIP16