Datasheet > 逻辑 > 栅极> MC10111

MC10111

更新时间： 2024-11-27 22:54:59

品牌	Logo	应用领域
摩托罗拉 - MOTOROLA		栅
页数	文件大小	规格书
4页	82K
描述
Dual 3-Input/3-Output NOR Gate

阅读下载

中文翻译

获取价格

数据手册

如果您发现信息不准确，欢迎纠错

MC10111 数据手册

SEMICONDUCTOR TECHNICAL DATA

The MC10111 is designed to drive up to three transmission lines simul–

taneously. The multiple outputs of this device also allow the wire “OR”–ing of

several levels of gating for minimization of gate and package count.

The ability to control three parallel lines from a single point makes the

MC10111 particularly useful in clock distribution applications where minimum

clock skew is desired. Three V

used.

pins are provided and each one should be

L SUFFIX

CERAMIC PACKAGE

CASE 620–10

= 80 mW typ/gate (No Load)

= 2.4 ns typ (All Outputs Loaded)

P SUFFIX

PLASTIC PACKAGE

CASE 648–08

t , t = 2.2 ns typ (20%–80%)

r f

LOGIC DIAGRAM

DIP

PIN ASSIGNMENT

CC1

CC2

CC1

OUT

= PIN 1,15

= PIN 16

= PIN 8

CC1

CC2

Pin assignment is for Dual–in–Line Package.

For PLCC pin assignment, see the Pin Conversion

Tables on page 6–11 of the Motorola MECL Data

Book (DL122/D).

9/96

Motorola, Inc. 1996

REV 6

3–44

12 3 4

中文翻译

下载PDF

与MC10111相关器件

型号	品牌	获取价格	描述	数据表
MC10111FNR2	MOTOROLA	获取价格	10K SERIES, DUAL 3-INPUT NOR GATE, PQCC20, PLASTIC, LCC-20
MC10111L	MOTOROLA	获取价格	Dual 3-Input/3-Output NOR Gate
MC10111L	ROCHESTER	获取价格	10K SERIES, DUAL 3-INPUT NOR GATE, CDIP16, CERAMIC, DIP-16
MC10111LD	MOTOROLA	获取价格	NOR Gate, ECL, CDIP16
MC10111LDS	MOTOROLA	获取价格	NOR Gate, ECL, CDIP16
MC10111P	MOTOROLA	获取价格	Dual 3-Input/3-Output NOR Gate
MC10111P	ROCHESTER	获取价格	10K SERIES, DUAL 3-INPUT NOR GATE, PDIP16, PLASTIC, DIP-16
MC10111PD	MOTOROLA	获取价格	NOR Gate, ECL, PDIP16
MC10113	MOTOROLA	获取价格	Quad Exclusive OR Gate
MC10113	ONSEMI	获取价格	Quad Exclusive OR Gate