5秒后页面跳转
MC10107P PDF预览

MC10107P

更新时间: 2024-02-27 15:29:56
品牌 Logo 应用领域
安森美 - ONSEMI
页数 文件大小 规格书
8页 109K
描述
Triple 2-Input Exclusive OR/ Exclusive NOR Gate

MC10107P 技术参数

是否Rohs认证: 不符合生命周期:Obsolete
零件包装代码:DIP包装说明:PLASTIC, DIP-16
针数:16Reach Compliance Code:not_compliant
HTS代码:8542.39.00.01风险等级:5.4
系列:10KJESD-30 代码:R-PDIP-T16
JESD-609代码:e0长度:19.175 mm
逻辑集成电路类型:XOR/XNOR GATE功能数量:3
输入次数:2端子数量:16
最高工作温度:85 °C最低工作温度:-30 °C
封装主体材料:PLASTIC/EPOXY封装代码:DIP
封装等效代码:DIP16,.3封装形状:RECTANGULAR
封装形式:IN-LINE峰值回流温度(摄氏度):NOT SPECIFIED
电源:-5.2 V最大电源电流(ICC):31 mA
Prop。Delay @ Nom-Sup:4 ns传播延迟(tpd):3.7 ns
认证状态:Not Qualified施密特触发器:NO
座面最大高度:4.44 mm子类别:Gates
表面贴装:NO技术:ECL
温度等级:OTHER端子面层:Tin/Lead (Sn/Pb)
端子形式:THROUGH-HOLE端子节距:2.54 mm
端子位置:DUAL处于峰值回流温度下的最长时间:NOT SPECIFIED
宽度:7.62 mmBase Number Matches:1

MC10107P 数据手册

 浏览型号MC10107P的Datasheet PDF文件第2页浏览型号MC10107P的Datasheet PDF文件第3页浏览型号MC10107P的Datasheet PDF文件第4页浏览型号MC10107P的Datasheet PDF文件第5页浏览型号MC10107P的Datasheet PDF文件第6页浏览型号MC10107P的Datasheet PDF文件第7页 
MC10107  
Triple 2-Input Exclusive OR/  
Exclusive NOR Gate  
The MC10107 is a triple–2 input exclusive OR/NOR gate.  
P = 40 mW typ/gate (No Load)  
D
t = 2.8 ns typ  
pd  
http://onsemi.com  
t , t = 2.5 ns typ (20%–80%)  
r
f
MARKING  
DIAGRAMS  
LOGIC DIAGRAM  
4
5
2
3
16  
CDIP–16  
L SUFFIX  
CASE 620  
MC10107L  
AWLYYWW  
9
7
11  
10  
1
14  
15  
12  
13  
16  
PDIP–16  
P SUFFIX  
CASE 648  
MC10107P  
AWLYYWW  
3 = (4 5) + (4 5)  
2 = (4 5) + (4 5)  
1
V
V
= PIN 1  
= PIN 16  
= PIN 8  
CC1  
1
CC2  
V
EE  
PLCC–20  
FN SUFFIX  
CASE 775  
10107  
AWLYYWW  
DIP  
PIN ASSIGNMENT  
V
A
V
CC2  
A
= Assembly Location  
1
2
3
4
5
6
7
8
16  
15  
14  
13  
12  
11  
10  
9
CC1  
WL = Wafer Lot  
YY = Year  
WW = Work Week  
C
C
C
C
B
IN  
OUT  
A
OUT  
IN  
A
IN  
OUT  
OUT  
ORDERING INFORMATION  
A
IN  
Device  
Package  
Shipping  
*NC  
OUT  
OUT  
IN  
MC10107L  
CDIP–16  
25 Units / Rail  
B
B
B
IN  
MC10107P  
PDIP–16  
PLCC–20  
25 Units / Rail  
46 Units / Rail  
V
EE  
MC10107FN  
*NC = No Connection  
Pin assignment is for Dual–in–Line Package.  
For PLCC pin assignment, see the Pin Conversion Tables on page 18  
of the ON Semiconductor MECL Data Book (DL122/D).  
Semiconductor Components Industries, LLC, 2002  
1
Publication Order Number:  
January, 2002 – Rev. 7  
MC10107/D  

MC10107P 替代型号

型号 品牌 替代类型 描述 数据表
MC10107L ONSEMI

功能相似

Triple 2-Input Exclusive OR/ Exclusive NOR Gate

与MC10107P相关器件

型号 品牌 获取价格 描述 数据表
MC10107PDS MOTOROLA

获取价格

XOR/XNOR Gate, ECL10K, PDIP16
MC10107PS MOTOROLA

获取价格

XOR/XNOR Gate, ECL10K, PDIP16
MC10109 ONSEMI

获取价格

Dual 4-5-Input OR/NOR Gate
MC10109_02 ONSEMI

获取价格

Dual 4-5-Input OR/NOR Gate
MC10109F MOTOROLA

获取价格

Gate, ECL10K, CDFP16
MC10109FN ONSEMI

获取价格

Dual 4-5-Input OR/NOR Gate
MC10109FN MOTOROLA

获取价格

Dual 4-5-Input OR/NOR Gate
MC10109FNR2 MOTOROLA

获取价格

10K SERIES, DUAL 5-INPUT OR/NOR GATE, PQCC20, PLASTIC, LCC-20
MC10109FNR2 ONSEMI

获取价格

10K SERIES, DUAL 5-INPUT OR/NOR GATE, PQCC20, PLASTIC, LCC-20
MC10109L MOTOROLA

获取价格

Dual 4-5-Input OR/NOR Gate