5秒后页面跳转
MC10105LR2 PDF预览

MC10105LR2

更新时间: 2024-02-05 14:28:18
品牌 Logo 应用领域
安森美 - ONSEMI
页数 文件大小 规格书
5页 104K
描述
Triple 2-3-2-Input OR/NOR Gate

MC10105LR2 数据手册

 浏览型号MC10105LR2的Datasheet PDF文件第2页浏览型号MC10105LR2的Datasheet PDF文件第3页浏览型号MC10105LR2的Datasheet PDF文件第4页浏览型号MC10105LR2的Datasheet PDF文件第5页 
SEMICONDUCTOR TECHNICAL DATA  
The MC10105 is a triple 2–3–2 input OR/NOR gate.  
P
= 30 mW typ/gate (No Load)  
= 2.0 ns typ  
D
t
pd  
L SUFFIX  
CERAMIC PACKAGE  
CASE 620–10  
t , t = 2.0 ns typ (20%–80%)  
r f  
P SUFFIX  
PLASTIC PACKAGE  
CASE 648–08  
LOGIC DIAGRAM  
FN SUFFIX  
PLCC  
CASE 775–02  
4
5
3
2
9
10  
11  
6
7
DIP  
PIN ASSIGNMENT  
13  
12  
14  
15  
V
A
V
CC2  
1
2
3
4
5
6
7
8
16  
15  
14  
13  
12  
11  
10  
9
CC1  
C
C
C
C
OUT  
OUT  
OUT  
OUT  
IN  
A
V
V
V
= PIN 1  
= PIN 16  
= PIN 8  
CC1  
CC2  
EE  
A
IN  
A
IN  
IN  
B
B
B
IN  
IN  
IN  
OUT  
B
B
OUT  
V
EE  
Pin assignment is for Dual–in–Line Package.  
For PLCC pin assignment, see the Pin Conversion  
Tables on page 6–11 of the Motorola MECL Data  
Book (DL122/D).  
3/93  
Motorola, Inc. 1996  
REV 5  

与MC10105LR2相关器件

型号 品牌 获取价格 描述 数据表
MC10105LS MOTOROLA

获取价格

OR/NOR Gate, ECL10K, CDIP16
MC10105P ONSEMI

获取价格

Triple 2-3-2-Input OR/NOR Gate
MC10105P MOTOROLA

获取价格

Triple 2-3-2-Input OR/NOR Gate
MC10105P1 MOTOROLA

获取价格

OR/NOR Gate, ECL10K, PDIP16
MC10105PD MOTOROLA

获取价格

OR/NOR Gate, ECL10K, PDIP16
MC10105PDS ROCHESTER

获取价格

OR/NOR Gate
MC10105PR2 ONSEMI

获取价格

Triple 2-3-2-Input OR/NOR Gate
MC10105PS MOTOROLA

获取价格

OR/NOR Gate, ECL10K, PDIP16
MC10105PS ROCHESTER

获取价格

OR/NOR Gate
MC10106 ONSEMI

获取价格

Triple 4-3-3-Input NOR Gate