5秒后页面跳转
MC100LVEL59DWR2 PDF预览

MC100LVEL59DWR2

更新时间: 2024-02-29 17:19:50
品牌 Logo 应用领域
安森美 - ONSEMI 复用器逻辑集成电路光电二极管
页数 文件大小 规格书
6页 109K
描述
3.3V ECL Triple 2:1 Multiplexer

MC100LVEL59DWR2 技术参数

是否无铅:不含铅是否Rohs认证:符合
生命周期:Obsolete零件包装代码:SOIC
包装说明:SOP, SOP20,.4针数:20
Reach Compliance Code:compliantHTS代码:8542.39.00.01
Factory Lead Time:1 week风险等级:5.39
Is Samacsys:N其他特性:NECL MODE: VCC=0 WITH VEE=-3V TO -3.8
系列:100LVELJESD-30 代码:R-PDSO-G20
JESD-609代码:e3长度:12.8 mm
逻辑集成电路类型:MULTIPLEXER功能数量:3
输入次数:2输出次数:1
端子数量:20最高工作温度:85 °C
最低工作温度:-40 °C输出特性:OPEN-EMITTER
输出极性:COMPLEMENTARY封装主体材料:PLASTIC/EPOXY
封装代码:SOP封装等效代码:SOP20,.4
封装形状:RECTANGULAR封装形式:SMALL OUTLINE
包装方法:TAPE AND REEL峰值回流温度(摄氏度):260
电源:-3.3 V传播延迟(tpd):0.69 ns
认证状态:Not Qualified座面最大高度:2.65 mm
子类别:Multiplexer/Demultiplexers最大供电电压 (Vsup):3.8 V
最小供电电压 (Vsup):3 V标称供电电压 (Vsup):3.3 V
表面贴装:YES技术:ECL
温度等级:INDUSTRIAL端子面层:Tin (Sn)
端子形式:GULL WING端子节距:1.27 mm
端子位置:DUAL处于峰值回流温度下的最长时间:40
宽度:7.5 mmBase Number Matches:1

MC100LVEL59DWR2 数据手册

 浏览型号MC100LVEL59DWR2的Datasheet PDF文件第2页浏览型号MC100LVEL59DWR2的Datasheet PDF文件第3页浏览型号MC100LVEL59DWR2的Datasheet PDF文件第4页浏览型号MC100LVEL59DWR2的Datasheet PDF文件第5页浏览型号MC100LVEL59DWR2的Datasheet PDF文件第6页 
MC100LVEL59  
3.3VꢀECL Triple 2:1  
Multiplexer  
Description  
The MC100LVEL59 is a 3.3 V triple 2:1 multiplexer with  
differential outputs. The output data of the multiplexers can be  
controlled individually via the select inputs or as a group via the  
common select input. The flexible selection scheme makes the device  
useful for both data path and random logic applications.  
http://onsemi.com  
Features  
Individual or Common Select Controls  
500 ps Typical Propagation Delays  
ESD Protection: >2 kV HBM  
The 100 Series Contains Temperature Compensation  
SO20 WB  
DW SUFFIX  
CASE 751D  
PECL Mode Operating Range: V = 3.0 V to 3.8 V  
CC  
with V = 0 V  
EE  
NECL Mode Operating Range: V = 0 V  
CC  
with V = 3.0 V to 3.8 V  
EE  
Internal Input Pulldown Resistors  
MARKING DIAGRAM*  
Q Output will Default LOW with Inputs Open or at V  
EE  
Meets or Exceeds JEDEC Spec EIA/JESD78 IC Latchup Test  
20  
Moisture Sensitivity;  
Pb Pkg  
Level 1  
Level 3  
100LVEL59  
AWLYYWWG  
PbFree Pkg  
For Additional Information, see Application Note AND8003/D  
Flammability Rating: UL 94 VO @ 0.125 in,  
1
Oxygen Index 28 to 34  
Transistor Count = 182 devices  
PbFree Packages are Available*  
A
= Assembly Location  
= Wafer Lot  
= Year  
= Work Week  
= PbFree Package  
WL  
YY  
WW  
G
*For additional marking information, refer to  
Application Note AND8002/D.  
ORDERING INFORMATION  
See detailed ordering and shipping information in the package  
dimensions section on page 5 of this data sheet.  
*For additional information on our PbFree strategy and soldering details, please  
download the ON Semiconductor Soldering and Mounting Techniques  
Reference Manual, SOLDERRM/D.  
©
Semiconductor Components Industries, LLC, 2006  
1
Publication Order Number:  
November, 2006 Rev. 4  
MC100LVEL59/D  

MC100LVEL59DWR2 替代型号

型号 品牌 替代类型 描述 数据表
MC100LVEL56DWR2G ONSEMI

完全替代

3.3V ECL Dual Differential 2:1 Multiplexer
MC100LVEL56DWR2 ONSEMI

完全替代

3.3V ECL Dual Differential 2:1 Multiplexer
MC100LVEL59DWR2G ONSEMI

完全替代

3.3V ECL Triple 2:1 Multiplexer

与MC100LVEL59DWR2相关器件

型号 品牌 获取价格 描述 数据表
MC100LVEL59DWR2G ONSEMI

获取价格

3.3V ECL Triple 2:1 Multiplexer
MC100LVEL90 ONSEMI

获取价格

Triple ECL to PECL Translator
MC100LVEL90_06 ONSEMI

获取价格

−3.3V / −5V Triple ECL Input to LVPECL Output Translator
MC100LVEL90DW ONSEMI

获取价格

−3.3V / −5V Triple ECL Input to LVPECL Output Translator
MC100LVEL90DW MOTOROLA

获取价格

Triple ECL to PECL Translator
MC100LVEL90DWG ONSEMI

获取价格

−3.3V / −5V Triple ECL Input to LVPECL Output Translator
MC100LVEL90DWR2 ONSEMI

获取价格

−3.3V / −5V Triple ECL Input to LVPECL Output Translator
MC100LVEL90DWR2G ONSEMI

获取价格

−3.3V / −5V Triple ECL Input to LVPECL Output Translator
MC100LVEL91 ONSEMI

获取价格

Triple PECL to ECL Translator
MC100LVEL91_06 ONSEMI

获取价格

3.3 V Triple LVPECL Input to −3.3 V to −5.0 V ECL Output Translator