5秒后页面跳转
MC100LVEL16DT PDF预览

MC100LVEL16DT

更新时间: 2024-11-24 05:30:07
品牌 Logo 应用领域
安森美 - ONSEMI 线路驱动器或接收器驱动程序和接口接口集成电路光电二极管
页数 文件大小 规格书
9页 142K
描述
3.3V ECL Differential Receiver

MC100LVEL16DT 技术参数

是否Rohs认证:不符合生命周期:Obsolete
零件包装代码:SOIC包装说明:PLASTIC, TSSOP-8
针数:8Reach Compliance Code:not_compliant
ECCN代码:EAR99HTS代码:8542.39.00.01
Factory Lead Time:1 week风险等级:5.42
Is Samacsys:N其他特性:CAN ALSO OPERATE WITH -3V TO -3.8V SUPPLY IN NECL MODE
差分输出:YES输入特性:DIFFERENTIAL
接口集成电路类型:LINE RECEIVER接口标准:GENERAL PURPOSE
JESD-30 代码:S-PDSO-G8JESD-609代码:e0
长度:3 mm湿度敏感等级:1
标称负供电电压:-3.3 V功能数量:1
端子数量:8最高工作温度:85 °C
最低工作温度:-40 °C封装主体材料:PLASTIC/EPOXY
封装代码:TSSOP封装等效代码:TSSOP8,.19
封装形状:SQUARE封装形式:SMALL OUTLINE, THIN PROFILE, SHRINK PITCH
峰值回流温度(摄氏度):240电源:-3.3 V
认证状态:Not Qualified最大接收延迟:0.375 ns
接收器位数:1座面最大高度:1.1 mm
子类别:Line Driver or Receivers最大压摆率:24 mA
最大供电电压:3.8 V最小供电电压:3 V
标称供电电压:3.3 V表面贴装:YES
技术:ECL温度等级:INDUSTRIAL
端子面层:Tin/Lead (Sn90Pb10)端子形式:GULL WING
端子节距:0.65 mm端子位置:DUAL
处于峰值回流温度下的最长时间:30宽度:3 mm
Base Number Matches:1

MC100LVEL16DT 数据手册

 浏览型号MC100LVEL16DT的Datasheet PDF文件第2页浏览型号MC100LVEL16DT的Datasheet PDF文件第3页浏览型号MC100LVEL16DT的Datasheet PDF文件第4页浏览型号MC100LVEL16DT的Datasheet PDF文件第5页浏览型号MC100LVEL16DT的Datasheet PDF文件第6页浏览型号MC100LVEL16DT的Datasheet PDF文件第7页 
MC100LVEL16  
3.3VꢀECL Differential  
Receiver  
Description  
The MC100LVEL16 is a differential receiver. The device is  
functionally equivalent to the EL16 device, operating from a 3.3 V  
http://onsemi.com  
MARKING  
supply. The LVEL16 exhibits a wider V  
range than its EL16  
IHCMR  
counterpart. With output transition times and propagation delays  
comparable to the EL16 the LVEL16 is ideally suited for interfacing  
with high frequency sources at 3.3 V supplies.  
DIAGRAMS*  
8
Under open input conditions, the Q input will be pulled down to V  
8
EE  
1
and the Q input will be biased to V /2. This condition will force the  
KVL16  
ALYW  
G
CC  
Q output low.  
SOIC8  
D SUFFIX  
CASE 751  
The V pin, an internally generated voltage supply, is available to  
BB  
1
8
this device only. For single-ended input conditions, the unused  
differential input is connected to V as a switching reference voltage.  
BB  
V
BB  
may also rebias AC coupled inputs. When used, decouple V  
BB  
8
and V via a 0.01 mF capacitor and limit current sourcing or sinking  
CC  
1
KV16  
to 0.5 mA. When not used, V should be left open.  
BB  
ALYWG  
TSSOP8  
DT SUFFIX  
CASE 948R  
G
Features  
300 ps Propagation Delay  
1
High Bandwidth Output Transitions  
The 100 Series Contains Temperature Compensation  
PECL Mode Operating Range: V = 3.0 V to 3.8 V  
CC  
with V = 0 V  
EE  
1
4
NECL Mode Operating Range: V = 0 V  
CC  
DFN8  
MN SUFFIX  
CASE 506AA  
with V = 3.0 V to 3.8 V  
EE  
Internal Input Pulldown Resistors on D, Pullup and Pulldown  
Resistors on D  
A
L
Y
= Assembly Location  
= Wafer Lot  
= Year  
Q Output will Default LOW with Inputs Open or at V  
PbFree Packages are Available  
EE  
W = Work Week  
M = Date Code  
G
= PbFree Package  
(Note: Microdot may be in either location)  
*For additional marking information, refer to  
Application Note AND8002/D.  
ORDERING INFORMATION  
See detailed ordering and shipping information in the package  
dimensions section on page 6 of this data sheet.  
© Semiconductor Components Industries, LLC, 2006  
1
Publication Order Number:  
December, 2006 Rev. 5  
MC100LVEL16/D  

与MC100LVEL16DT相关器件

型号 品牌 获取价格 描述 数据表
MC100LVEL16DTG ONSEMI

获取价格

3.3V ECL Differential Receiver
MC100LVEL16DTR2 ONSEMI

获取价格

3.3V ECL Differential Receiver
MC100LVEL16DTR2G ONSEMI

获取价格

3.3V ECL Differential Receiver
MC100LVEL16MNR4 ONSEMI

获取价格

3.3V ECL Differential Receiver
MC100LVEL16MNR4G ONSEMI

获取价格

3.3V ECL Differential Receiver
MC100LVEL17 ONSEMI

获取价格

Low-Voltage Quad Differential Receiver
MC100LVEL17_06 ONSEMI

获取价格

3.3V ECL Quad Differential Receiver
MC100LVEL17DW ONSEMI

获取价格

3.3V ECL Quad Differential Receiver
MC100LVEL17DW MOTOROLA

获取价格

Low-Voltage Quad Differential Receiver
MC100LVEL17DWG ONSEMI

获取价格

3.3V ECL Quad Differential Receiver