5秒后页面跳转
MC100LVEL12DG PDF预览

MC100LVEL12DG

更新时间: 2024-01-03 23:16:12
品牌 Logo 应用领域
安森美 - ONSEMI 驱动器栅极逻辑集成电路光电二极管
页数 文件大小 规格书
8页 136K
描述
3.3V ECL Low Impedance Driver

MC100LVEL12DG 技术参数

是否无铅:含铅生命周期:Active
零件包装代码:SOIC包装说明:LEAD FREE, PLASTIC, TSSOP-8
针数:8Reach Compliance Code:unknown
风险等级:5.71Is Samacsys:N
其他特性:NECL MODE: VCC = 0V WITH VEE = -3.0V TO -3.8V系列:100LVEL
JESD-30 代码:S-PDSO-G8JESD-609代码:e3
长度:3 mm逻辑集成电路类型:OR/NOR GATE
湿度敏感等级:NOT SPECIFIED功能数量:1
输入次数:2端子数量:8
最高工作温度:85 °C最低工作温度:-40 °C
封装主体材料:PLASTIC/EPOXY封装代码:TSSOP
封装形状:SQUARE封装形式:SMALL OUTLINE, THIN PROFILE, SHRINK PITCH
峰值回流温度(摄氏度):260传播延迟(tpd):0.58 ns
认证状态:COMMERCIAL座面最大高度:1.1 mm
最大供电电压 (Vsup):3.8 V最小供电电压 (Vsup):3 V
标称供电电压 (Vsup):3.3 V表面贴装:YES
技术:ECL温度等级:INDUSTRIAL
端子面层:MATTE TIN端子形式:GULL WING
端子节距:0.65 mm端子位置:DUAL
处于峰值回流温度下的最长时间:40宽度:3 mm
Base Number Matches:1

MC100LVEL12DG 数据手册

 浏览型号MC100LVEL12DG的Datasheet PDF文件第2页浏览型号MC100LVEL12DG的Datasheet PDF文件第3页浏览型号MC100LVEL12DG的Datasheet PDF文件第4页浏览型号MC100LVEL12DG的Datasheet PDF文件第5页浏览型号MC100LVEL12DG的Datasheet PDF文件第6页浏览型号MC100LVEL12DG的Datasheet PDF文件第7页 
MC100EPT24  
3.3VꢀLVTTL/LVCMOS to  
Differential LVECL Translator  
Description  
The MC100EPT24 is a LVTTL/LVCMOS to differential LVECL  
translator. Because LVECL levels and LVTTL/LVCMOS levels are  
used, a 3.3 V, +3.3 V and ground are required. The small outline  
8lead package and the single gate of the EPT24 makes it ideal for  
those applications where space, performance, and low power are at a  
premium.  
http://onsemi.com  
MARKING DIAGRAMS*  
8
SOIC8  
D SUFFIX  
CASE 751  
KPT24  
ALYW  
G
8
Features  
1
1
350 ps Typical Propagation Delay  
Maximum Input Clock Frequency > 1.0 GHz Typical  
The 100 Series Contains Temperature Compensation  
1
8
1
TSSOP8  
DT SUFFIX  
CASE 948R  
Operating Range: V = 3.0 V to 3.6 V;  
CC  
8
KA24  
V
EE  
= 3.6 V to 3.0 V; GND = 0 V  
ALYWG  
G
PNP LVTTL Input for Minimal Loading  
Q Output will Default HIGH with Input Open  
PbFree Packages are Available  
DFN8  
MN SUFFIX  
CASE 506AA  
1
4
A
L
= Assembly Location  
= Wafer Lot  
Y
W
M
G
= Year  
= Work Week  
= Date Code  
= PbFree Package  
(Note: Microdot may be in either location)  
*For additional marking information, refer to  
Application Note AND8002/D.  
ORDERING INFORMATION  
See detailed ordering and shipping information in the package  
dimensions section on page 5 of this data sheet.  
© Semiconductor Components Industries, LLC, 2006  
1
Publication Order Number:  
December, 2006 Rev. 8  
MC100EPT24/D  

MC100LVEL12DG 替代型号

型号 品牌 替代类型 描述 数据表
MC100LVEL12D ONSEMI

完全替代

3.3V ECL Low Impedance Driver

与MC100LVEL12DG相关器件

型号 品牌 获取价格 描述 数据表
MC100LVEL12DR2 ONSEMI

获取价格

3.3V ECL Low Impedance Driver
MC100LVEL12DR2G ONSEMI

获取价格

3.3V ECL Low Impedance Driver
MC100LVEL12DT ONSEMI

获取价格

3.3V ECL Low Impedance Driver
MC100LVEL12DTG ONSEMI

获取价格

3.3V ECL Low Impedance Driver
MC100LVEL12DTR2 ONSEMI

获取价格

3.3V ECL Low Impedance Driver
MC100LVEL12DTR2G ONSEMI

获取价格

3.3V ECL Low Impedance Driver
MC100LVEL12MNR4 ONSEMI

获取价格

3.3V ECL Low Impedance Driver
MC100LVEL12MNR4G ONSEMI

获取价格

3.3V ECL Low Impedance Driver
MC100LVEL13 ONSEMI

获取价格

Dual 1:3 Fanout Buffer
MC100LVEL13_06 ONSEMI

获取价格

3.3V ECL Dual 1:3 Fanout Buffer