5秒后页面跳转
MC100EP210SFAR2 PDF预览

MC100EP210SFAR2

更新时间: 2024-11-04 22:35:15
品牌 Logo 应用领域
安森美 - ONSEMI 时钟驱动器
页数 文件大小 规格书
8页 70K
描述
2.5V1:5 Dual Differential LVDS Compatible Clock Driver

MC100EP210SFAR2 技术参数

是否无铅: 含铅是否Rohs认证: 不符合
生命周期:Obsolete零件包装代码:QFP
包装说明:LQFP, QFP32,.35SQ,32针数:32
Reach Compliance Code:not_compliantHTS代码:8542.39.00.01
风险等级:5.72系列:100E
输入调节:DIFFERENTIALJESD-30 代码:S-PQFP-G32
JESD-609代码:e0长度:7 mm
逻辑集成电路类型:LOW SKEW CLOCK DRIVER功能数量:2
反相输出次数:端子数量:32
实输出次数:5最高工作温度:85 °C
最低工作温度:-40 °C封装主体材料:PLASTIC/EPOXY
封装代码:LQFP封装等效代码:QFP32,.35SQ,32
封装形状:SQUARE封装形式:FLATPACK, LOW PROFILE
峰值回流温度(摄氏度):240电源:2.5 V
Prop。Delay @ Nom-Sup:0.675 ns传播延迟(tpd):0.65 ns
认证状态:Not QualifiedSame Edge Skew-Max(tskwd):0.025 ns
座面最大高度:1.6 mm子类别:Clock Drivers
最大供电电压 (Vsup):2.625 V最小供电电压 (Vsup):2.375 V
标称供电电压 (Vsup):2.5 V表面贴装:YES
技术:ECL温度等级:INDUSTRIAL
端子面层:Tin/Lead (Sn80Pb20)端子形式:GULL WING
端子节距:0.8 mm端子位置:QUAD
处于峰值回流温度下的最长时间:30宽度:7 mm
Base Number Matches:1

MC100EP210SFAR2 数据手册

 浏览型号MC100EP210SFAR2的Datasheet PDF文件第2页浏览型号MC100EP210SFAR2的Datasheet PDF文件第3页浏览型号MC100EP210SFAR2的Datasheet PDF文件第4页浏览型号MC100EP210SFAR2的Datasheet PDF文件第5页浏览型号MC100EP210SFAR2的Datasheet PDF文件第6页浏览型号MC100EP210SFAR2的Datasheet PDF文件第7页 
MC100EP210S  
2.5VĄ1:5 Dual Differential  
LVDS Compatible Clock  
Driver  
The MC100EP210S is a low skew 1–to–5 dual differential driver,  
designed with LVDS clock distribution in mind. The LVDS or  
LVPECL input signals are differential and the signal is fanned out to  
five identical differential LVDS outputs.  
The EP210S specifically guarantees low output–to–output skew.  
Optimal design, layout, and processing minimize skew within a device  
and from device to device.  
http://onsemi.com  
MARKING  
DIAGRAM*  
Two internal 50 W resistors are provided across the inputs. For  
LVDS inputs, VTA and VTB pins should be unconnected. For  
MC100  
EP210S  
LVPECL inputs, VTA and VTB pins should be connected to the V  
TT  
(V –2.0 V) supply.  
CC  
LQFP–32  
FA SUFFIX  
CASE 873A  
AWLYYWW  
Designers can take advantage of the EP210S performance to  
distribute low skew LVDS clocks across the backplane or the board.  
Special considerations are required for differential inputs under No  
Signal conditions to prevent instability.  
32  
1
A
= Assembly Location  
WL = Wafer Lot  
YY = Year  
WW = Work Week  
20 ps Typical Output–to–Output Skew  
85 ps Typical Device–to–Device Skew  
550 ps Typical Propagation Delay  
The 100 Series Contains Temperature Compensation  
Maximum Frequency > 1 GHz Typical  
*For additional information, refer to Application Note  
AND8002/D  
Operating Range: V = 2.375 V to 2.625 V with V = 0 V  
CC  
EE  
Internal 50 W Input Termination Resistors  
LVDS Input/Output Compatible  
ORDERING INFORMATION  
Device  
Package  
Shipping  
MC100EP210SFA  
LQFP–32 250 Units/Tray  
MC100EP210SFAR2 LQFP–32 2000 Tape & Reel  
Semiconductor Components Industries, LLC, 2002  
1
Publication Order Number:  
May, 2002 – Rev. 5  
MC100EP210S/D  

MC100EP210SFAR2 替代型号

型号 品牌 替代类型 描述 数据表
SN65EL11DGK TI

功能相似

5-V PECL/ECL 1:2 Fanout Buffer
MC100EP210SFAG ONSEMI

功能相似

2.5V 1:5 Dual Differential LVDS Compatible Clock Driver

与MC100EP210SFAR2相关器件

型号 品牌 获取价格 描述 数据表
MC100EP210SFAR2G ONSEMI

获取价格

2.5V 1:5 Dual Differential LVDS Compatible Clock Driver
MC100EP210SFATWG ONSEMI

获取价格

2.5V 1:5 Dual Differential LVDS Compatible Clock Driver
MC100EP210SMNG ONSEMI

获取价格

2.5V 1:5 Dual Differential LVDS Compatible Clock Driver
MC100EP210SMNR4G ONSEMI

获取价格

2.5V 1:5 Dual Differential LVDS Compatible Clock Driver
MC100EP221FA MOTOROLA

获取价格

LOW-VOLTAGE 1:20 DIFFERENTIAL ECL/PECL CLOCK DRIVER
MC100EP221TB MOTOROLA

获取价格

100E SERIES, LOW SKEW CLOCK DRIVER, 20 TRUE OUTPUT(S), 0 INVERTED OUTPUT(S), PQFP52, EXPOS
MC100EP221TBR2 MOTOROLA

获取价格

100E SERIES, LOW SKEW CLOCK DRIVER, 20 TRUE OUTPUT(S), 0 INVERTED OUTPUT(S), PQFP52, EXPOS
MC100EP223 FREESCALE

获取价格

Low-Voltage 1:22 Differential PECL/HSTL Clock Driver
MC100EP223 MOTOROLA

获取价格

Low-Voltage 1:22 Differential PECL/HSTL Clock Driver
MC100EP223FA MOTOROLA

获取价格

Low Skew Clock Driver, 100E Series, 22 True Output(s), 0 Inverted Output(s), ECL, PQFP64,