5秒后页面跳转
MC100EP116 PDF预览

MC100EP116

更新时间: 2024-11-27 05:22:27
品牌 Logo 应用领域
安森美 - ONSEMI 驱动器
页数 文件大小 规格书
11页 173K
描述
3.3 V / 5 V Hex Differential Line Receiver/Driver

MC100EP116 数据手册

 浏览型号MC100EP116的Datasheet PDF文件第2页浏览型号MC100EP116的Datasheet PDF文件第3页浏览型号MC100EP116的Datasheet PDF文件第4页浏览型号MC100EP116的Datasheet PDF文件第5页浏览型号MC100EP116的Datasheet PDF文件第6页浏览型号MC100EP116的Datasheet PDF文件第7页 
MC10EP116, MC100EP116  
3.3 V / 5 VꢀHex Differential  
Line Receiver/Driver  
Description  
The MC10EP116/100EP116 is a 6-bit differential line receiver  
based on the EP16 device. The 3.0 GHz bandwidth provided by the  
high frequency outputs makes the device ideal for buffering of very  
high speed oscillators.  
http://onsemi.com  
MARKING  
The V pin, an internally generated voltage supply, is available to  
DIAGRAM*  
BB  
this device only. For singleended input conditions, the unused  
differential input is connected to V as a switching reference voltage.  
BB  
V
may also rebias AC coupled inputs. When used, decouple V  
CC  
BB  
BB  
MCxxx  
EP116  
AWLYYWWG  
and V via a 0.01 mF capacitor and limit current sourcing or sinking  
to 0.5 mA. When not used, V should be left open.  
The design incorporates two stages of gain, internal to the device,  
making it an excellent choice for use in high bandwidth amplifier  
applications.  
BB  
LQFP32  
FA SUFFIX  
CASE 873A  
The differential inputs have internal clamp structures which will  
force the Q output of a gate in an open input condition to go to a LOW  
state. Thus, inputs of unused gates can be left open and will not affect  
the operation of the rest of the device. Note that the input clamp will  
1
MCxxx  
EP116  
32  
1
take affect only if both inputs fall 2.5 V below V  
.
CC  
AWLYYWWG  
QFN32  
MN SUFFIX  
CASE 488AM  
The 100 Series contains temperature compensation.  
G
Features  
260 ps Typical Propagation Delay  
Maximum Frequency > 3 GHz Typical  
xxx  
A
= 10 or 100  
= Assembly Location  
WL, L = Wafer Lot  
YY, Y = Year  
WW, W = Work Week  
PECL Mode Operating Range: V = 3.0 V to 5.5 V  
CC  
with V = 0 V  
EE  
NECL Mode Operating Range: V = 0 V  
CC  
G or G = PbFree Package  
with V = 3.0 V to 5.5 V  
EE  
(Note: Microdot may be in either location)  
Open Input Default State  
Safety Clamp on Inputs  
*For additional marking information, refer to  
Application Note AND8002/D.  
Q Output Will Default LOW with Inputs Open or at V  
EE  
V Output  
PbFree Packages are Available  
BB  
ORDERING INFORMATION  
See detailed ordering and shipping information in the package  
dimensions section on page 9 of this data sheet.  
© Semiconductor Components Industries, LLC, 2006  
1
Publication Order Number:  
December, 2006 Rev. 11  
MC10EP116/D  

与MC100EP116相关器件

型号 品牌 获取价格 描述 数据表
MC100EP116FA ONSEMI

获取价格

3.3 V / 5 V Hex Differential Line Receiver/Driver
MC100EP116FAG ONSEMI

获取价格

3.3 V / 5 V Hex Differential Line Receiver/Driver
MC100EP116FAR2 ONSEMI

获取价格

3.3 V / 5 V Hex Differential Line Receiver/Driver
MC100EP116FAR2G ONSEMI

获取价格

3.3 V / 5 V Hex Differential Line Receiver/Driver
MC100EP116MNG ONSEMI

获取价格

3.3 V / 5 V Hex Differential Line Receiver/Driver
MC100EP116MNR4G ONSEMI

获取价格

3.3 V / 5 V Hex Differential Line Receiver/Driver
MC100EP11D ONSEMI

获取价格

3.3V / 5VECL 1:2 Differential Fanout Buffer
MC100EP11DG ONSEMI

获取价格

3.3V / 5V ECL 1:2 Differential Fanout Buffer
MC100EP11DGH ONSEMI

获取价格

Clock / Data Fanout Buffer, 1:2 Differential, ECL, 3.3 V / 5.0 V, SOIC-8 Narrow Body, 98-T
MC100EP11DR2 ONSEMI

获取价格

3.3V / 5VECL 1:2 Differential Fanout Buffer