5秒后页面跳转
MC100EL17DW PDF预览

MC100EL17DW

更新时间: 2024-11-20 04:16:55
品牌 Logo 应用领域
安森美 - ONSEMI 线路驱动器或接收器驱动程序和接口接口集成电路光电二极管
页数 文件大小 规格书
6页 115K
描述
5V ECL Quad Differential Receiver

MC100EL17DW 技术参数

是否Rohs认证: 不符合生命周期:Obsolete
零件包装代码:SOIC包装说明:SOP-20
针数:20Reach Compliance Code:not_compliant
ECCN代码:EAR99HTS代码:8542.39.00.01
风险等级:5.31Is Samacsys:N
其他特性:ALSO OPERATE WITH -4.2V TO -5.7V SUPPLY IN NECL MODE差分输出:YES
输入特性:DIFFERENTIAL接口集成电路类型:LINE RECEIVER
接口标准:GENERAL PURPOSEJESD-30 代码:R-PDSO-G20
JESD-609代码:e0长度:12.8 mm
功能数量:4端子数量:20
最高工作温度:85 °C最低工作温度:-40 °C
封装主体材料:PLASTIC/EPOXY封装代码:SOP
封装等效代码:SOP20,.4封装形状:RECTANGULAR
封装形式:SMALL OUTLINE峰值回流温度(摄氏度):240
电源:-4.2/-5.5 V认证状态:Not Qualified
最大接收延迟:0.55 ns接收器位数:4
座面最大高度:2.65 mm子类别:Line Driver or Receivers
最大供电电压:5.7 V最小供电电压:4.2 V
标称供电电压:5 V表面贴装:YES
技术:ECL温度等级:INDUSTRIAL
端子面层:Tin/Lead (Sn80Pb20)端子形式:GULL WING
端子节距:1.27 mm端子位置:DUAL
处于峰值回流温度下的最长时间:30宽度:7.5 mm
Base Number Matches:1

MC100EL17DW 数据手册

 浏览型号MC100EL17DW的Datasheet PDF文件第2页浏览型号MC100EL17DW的Datasheet PDF文件第3页浏览型号MC100EL17DW的Datasheet PDF文件第4页浏览型号MC100EL17DW的Datasheet PDF文件第5页浏览型号MC100EL17DW的Datasheet PDF文件第6页 
MC100EL17  
5VꢀECL Quad Differential  
Receiver  
The MC100EL17 is a low-voltage, quad differential receiver. The device  
is functionally equivalent to the E116 device  
Under open input conditions, the D input will be biased at V /2 and the  
CC  
http://onsemi.com  
D input will be pulled down to V . This operation will force the Q output  
EE  
LOW and ensure stability.  
The V pin, an internally generated voltage supply, is available to this  
BB  
device only. For single-ended input conditions, the unused differential  
input is connected to V as a switching reference voltage. V may also  
BB  
BB  
rebias AC coupled inputs. When used, decouple V and V via a 0.01  
BB  
CC  
mF capacitor and limit current sourcing or sinking to 0.5 mA. When not  
used, V should be left open.  
BB  
SO20WB  
DW SUFFIX  
CASE 751D  
Features  
325 ps Propagation Delay  
The 100 Series Contains Temperature Compensation  
PECL Mode Operating Range: V = 4.2 V to 5.7 V with V = 0 V  
CC  
EE  
MARKING* DIAGRAM  
NECL Mode Operating Range: V = 0 V with V = 4.2 V to 5.7 V  
CC  
EE  
Internal Input Pulldown Resistors on D Inputs, Pullup and Pulldown  
Resistors on D Inputs  
20  
Q Output will Default LOW with Inputs Open or at V  
PbFree Packages are Available*  
EE  
100EL17  
AWLYYWWG  
1
A
WL  
YY  
= Assembly Location  
= Wafer Lot  
= Year  
WW  
G
= Work Week  
= PbFree Package  
*For additional marking information, refer to  
Application Note AND8002/D.  
ORDERING INFORMATION  
See detailed ordering and shipping information in the package  
dimensions section on page 5 of this data sheet.  
*For additional information on our PbFree strategy and soldering details, please  
download the ON Semiconductor Soldering and Mounting Techniques  
Reference Manual, SOLDERRM/D.  
©
Semiconductor Components Industries, LLC, 2006  
1
Publication Order Number:  
October, 2006 Rev. 6  
MC100EL17/D  

MC100EL17DW 替代型号

型号 品牌 替代类型 描述 数据表
MC100LVEL17DW ONSEMI

完全替代

3.3V ECL Quad Differential Receiver
MC100LVEL17DWG ONSEMI

类似代替

3.3V ECL Quad Differential Receiver
MC100EL17DWG ONSEMI

类似代替

5V ECL Quad Differential Receiver

与MC100EL17DW相关器件

型号 品牌 获取价格 描述 数据表
MC100EL17DWG ONSEMI

获取价格

5V ECL Quad Differential Receiver
MC100EL17DWR2 ONSEMI

获取价格

5V ECL Quad Differential Receiver
MC100EL17DWR2G ONSEMI

获取价格

5V ECL Quad Differential Receiver
MC100EL29 ONSEMI

获取价格

Dual Differential Data and Clock D Flip-Flop With Set and Reset
MC100EL29_06 ONSEMI

获取价格

5V ECL Dual Differential Data and Clock D Flip−Flop With Set and Reset
MC100EL29DW ONSEMI

获取价格

5V ECL Dual Differential Data and Clock D Flip−Flop With Set and Reset
MC100EL29DW MOTOROLA

获取价格

Dual Differential Data and Clock D Flip-Flop With Set and Reset
MC100EL29DW ROCHESTER

获取价格

100EL SERIES, DUAL POSITIVE EDGE TRIGGERED D FLIP-FLOP, COMPLEMENTARY OUTPUT, PDSO20, SOIC
MC100EL29DWG ONSEMI

获取价格

5V ECL Dual Differential Data and Clock D Flip−Flop With Set and Reset
MC100EL29DWG ROCHESTER

获取价格

100EL SERIES, DUAL POSITIVE EDGE TRIGGERED D FLIP-FLOP, COMPLEMENTARY OUTPUT, PDSO20, LEAD