Datasheet > 逻辑 > 延迟线> MC100E195FNR2G

MC100E195FNR2G

更新时间： 2024-11-23 05:10:27

品牌	Logo	应用领域
安森美 - ONSEMI		延迟线
页数	文件大小	规格书
11页	151K
描述
5V ECL Programmable Delay Chip

阅读下载

中文翻译

获取价格

技术参数
数据手册
替代型号

如果您发现信息不准确，欢迎纠错

MC100E195FNR2G 技术参数

是否无铅：	不含铅	是否Rohs认证：	符合
生命周期：	Obsolete	零件包装代码：	QLCC
包装说明：	QCCJ, LDCC28,.5SQ	针数：	28
Reach Compliance Code：	compliant	HTS代码：	8542.39.00.01
Factory Lead Time：	1 week	风险等级：	5.13
Is Samacsys：	N	Base Number Matches：	1

MC100E195FNR2G 数据手册

MC10E195, MC100E195

5VꢀECL Programmable

Delay Chip

Description

The MC10E/100E195 is a programmable delay chip (PDC)

designed primarily for clock de-skewing and timing adjustment. It

provides variable delay of a differential ECL input transition.

The delay section consists of a chain of gates organized as shown in

the logic symbol. The first two delay elements feature gates that have

been modified to have delays 1.25 and 1.5 times the basic gate delay of

approximately 80 ps. These two elements provide the E195 with a

digitally-selectable resolution of approximately 20 ps. The required

device delay is selected by the seven address inputs D[0:6], which are

latched on chip by a high signal on the latch enable (LEN) control.

Because the delay programmability of the E195 is achieved by

purely differential ECL gate delays the device will operate at

frequencies of > 1.0 GHz while maintaining over 600 mV of output

swing.

http://onsemi.com

PLCC−28

FN SUFFIX

CASE 776

MARKING DIAGRAM*

MCxxxE195FNG

AWLYYWW

The E195 thus offers very fine resolution, at very high frequencies,

that is selectable entirely from a digital input allowing for very

accurate system clock timing.

An eighth latched input, D7, is provided for cascading multiple

PDC’s for increased programmable range. The cascade logic allows

full control of multiple PDC’s, at the expense of only a single added

line to the data bus for each additional PDC, without the need for any

external gating.

xxx

= 10 or 100

= Assembly Location

= Wafer Lot

= Year

= Work Week

= Pb−Free Package

The V pin, an internally generated voltage supply, is available to

this device only. For single-ended input conditions, the unused

*For additional marking information, refer to

Application Note AND8002/D.

differential input is connected to V as a switching reference voltage.

may also rebias AC coupled inputs. When used, decouple V

and V via a 0.01 mF capacitor and limit current sourcing or sinking

ORDERING INFORMATION

See detailed ordering and shipping information in the package

dimensions section on page 9 of this data sheet.

to 0.5 mA. When not used, V should be left open.

The 100 Series contains temperature compensation.

Features

• 2.0 ns Worst Case Delay Range

• ≈20 ps/Delay Step Resolution

• >1.0 GHz Bandwidth

• On Chip Cascade Circuitry

• Meets or Exceeds JEDEC Spec EIA/JESD78 IC

Latchup Test

• Moisture Sensitivity Level: Pb = 1; Pb−Free = 3

For Additional Information, see Application Note

AND8003/D

• Flammability Rating: UL 94 V−0 @ 0.125 in,

Oxygen Index: 28 to 34

• Transistor Count = 368 devices

• PECL Mode Operating Range: V = 4.2 V to 5.7 V

with V = 0 V

• NECL Mode Operating Range: V = 0 V

with V = −4.2 V to −5.7 V

• Pb−Free Packages are Available*

• Internal Input 50 kW Pulldown Resistors

• ESD Protection: Human Body Model; > 2 kV,

Machine Model; > 200 V

*For additional information on our Pb−Free strategy and soldering details, please

download the ON Semiconductor Soldering and Mounting Techniques

Reference Manual, SOLDERRM/D.

Semiconductor Components Industries, LLC, 2006

Publication Order Number:

November, 2006 − Rev. 10

MC10E195/D

12 3 4 5 6 7...11

中文翻译

下载PDF

MC100E195FNR2G 替代型号

型号	品牌	替代类型	描述	数据表
MC100EP196BMNG	ONSEMI	功能相似	3.3 V ECL Programmable Delay Chip With FTUNE
MC100EP195BFAG	ONSEMI	功能相似	3.3V ECL Programmable Delay Chip
MC100EP195FAG	ONSEMI	功能相似	3.3V ECL Programmable Delay Chip

与MC100E195FNR2G相关器件

型号	品牌	获取价格	描述	数据表
MC100E196	ONSEMI	获取价格	PROGRAMMABLE DELAY CHIP
MC100E196FN	ONSEMI	获取价格	5V ECL Programmable Delay Chip
MC100E196FN	MOTOROLA	获取价格	PROGRAMMABLE DELAY CHIP
MC100E196FNG	ONSEMI	获取价格	5V ECL Programmable Delay Chip
MC100E196FNR2	ONSEMI	获取价格	5V ECL Programmable Delay Chip
MC100E196FNR2	MOTOROLA	获取价格	Active Delay Line, Programmable, 1-Func, 127-Tap, Complementary Output, ECL, PQCC28, PLAST
MC100E196FNR2G	ONSEMI	获取价格	5V ECL Programmable Delay Chip
MC100E210	ONSEMI	获取价格	5V ECL Dual 1:4, 1:5 Differential Fanout Buffer
MC100E210FN	ONSEMI	获取价格	Low Voltage Dual 1:4, 1:5 Differential Fanout Buffer
MC100E210FN	MOTOROLA	获取价格	LOW VOLTAGE DUAL 1:4, 1:5 DIFFERENTIAL FANOUT BUFFER

与MC100E195FNR2G相关文章

解析光耦仿真器：升级光耦合器技术的必要性
2024-11-18

36
英伟达新一代Blackwell GPU过热问题致交付延迟
2024-11-18

28
国产厂商思特威CMOS图像传感器芯片单月出货超1亿颗，技术创新引领行业发展
2024-11-14

56
台积电5nm和3nm产能利用率达100%，半导体行业景气度持续攀升
2024-11-14

53

产品中心

服务支持

精选活动

关于我们

帮助中心

MC100E195FNR2G

MC100E195FNR2G 技术参数

MC100E195FNR2G 数据手册

MC100E195FNR2G 替代型号

与MC100E195FNR2G相关器件

与MC100E195FNR2G相关文章

您还可以找

产品中心

服务支持

精选活动

关于我们

帮助中心

MC100E195FNR2G

MC100E195FNR2G 技术参数

MC100E195FNR2G 数据手册

MC100E195FNR2G 替代型号

与MC100E195FNR2G相关器件

与MC100E195FNR2G相关文章

您还可以找

您在本页遇到什么问题？