5秒后页面跳转
MC100E116FN PDF预览

MC100E116FN

更新时间: 2024-11-18 22:30:23
品牌 Logo 应用领域
摩托罗拉 - MOTOROLA 线路驱动器或接收器驱动程序和接口接口集成电路
页数 文件大小 规格书
4页 111K
描述
QUINT DIFFERENTIAL LINE RECEIVER

MC100E116FN 技术参数

生命周期:Transferred零件包装代码:QLCC
包装说明:QCCJ, LDCC28,.5SQ针数:28
Reach Compliance Code:unknownECCN代码:EAR99
HTS代码:8542.39.00.01风险等级:5.16
差分输出:YES输入特性:DIFFERENTIAL
接口集成电路类型:LINE RECEIVER接口标准:GENERAL PURPOSE
JESD-30 代码:S-PQCC-J28JESD-609代码:e0
长度:11.5062 mm标称负供电电压:-4.5 V
功能数量:1端子数量:28
最高工作温度:85 °C最低工作温度:-40 °C
输出特性:OPEN-EMITTER输出极性:COMPLEMENTARY
封装主体材料:PLASTIC/EPOXY封装代码:QCCJ
封装等效代码:LDCC28,.5SQ封装形状:SQUARE
封装形式:CHIP CARRIER电源:-4.5 V
认证状态:Not Qualified最大接收延迟:0.5 ns
接收器位数:5座面最大高度:4.57 mm
子类别:Line Driver or Receivers最大压摆率:40 mA
表面贴装:YES技术:ECL
温度等级:INDUSTRIAL端子面层:Tin/Lead (Sn/Pb)
端子形式:J BEND端子节距:1.27 mm
端子位置:QUAD宽度:11.5062 mm
Base Number Matches:1

MC100E116FN 数据手册

 浏览型号MC100E116FN的Datasheet PDF文件第2页浏览型号MC100E116FN的Datasheet PDF文件第3页浏览型号MC100E116FN的Datasheet PDF文件第4页 
SEMICONDUCTOR TECHNICAL DATA  
The MC10E/100E116 is a quint differential line receiver with  
emitter-follower outputs. An internally generated reference supply (V  
is available for single-ended reception.  
)
BB  
500ps Max. Propagation Delay  
QUINT DIFFERENTIAL  
LINE RECEIVER  
V  
Supply Output  
BB  
Dedicated V  
Pin for Each Receiver  
Range of – 4.2V to – 5.46V  
CCO  
Extended 100E V  
EE  
75kInput Pulldown Resistors  
Active current sources plus a deep collector feature of the MOSAIC III  
process provide the receivers with excellent common-mode noise  
rejection. Each receiver has a dedicated V  
optimum symmetry and stability.  
supply lead, providing  
CCO  
The receiver design features clamp circuitry to cause a defined state if  
both the inverting and non-inverting inputs are left open; in this case the Q  
output goes LOW, while the Q output goes HIGH. This feature makes the  
device ideal for twisted pair applications.  
FN SUFFIX  
PLASTIC PACKAGE  
CASE 776-02  
If both inverting and non-inverting inputs are at an equal potential of  
> –2.5V, the receiver does not go to a defined state, but rather  
current-shares in normal differential amplifier fashion, producing output  
voltage levels midway between HIGH and LOW, or the device may even  
oscillate.  
The device V  
output is intended for use as a reference voltage for single-ended reception of ECL signals to that device only.  
When using for this purpose, it is recommended that V is decoupled to V via a 0.01µF capacitor. Please refer to the interface  
BB  
BB  
CC  
section of the design guide for information on using the E116 in specialized applications.  
The E116 features input pull-down resistors, as does the rest of the ECLinPS family. For applications which require  
bandwidths greater than that of the E116, the E416 device may be of interest.  
Pinout: 28-Lead PLCC (Top View)  
D
D
D
V
Q
Q
V
3
4
4
CCO  
4
4
CCO  
25  
24  
23  
22  
21  
20  
19  
Q
Q
18  
D
26  
3
3
PIN NAMES  
Pin  
17  
16  
15  
14  
13  
D
27  
28  
3
2
Function  
D
V
CC  
2
D , D – D , D  
4
Differential Input Pairs  
Differential Output Pairs  
Reference Voltage Output.  
0
0
4
4
Q , Q – Q , Q  
0
BB  
0
4
1
V
Q
Q
EE  
2
V
V
2
3
4
BB  
2
D
V
CCO  
0
0
D
Q
12  
1
5
6
7
8
9
10  
11  
D
D
V
Q
Q
V
Q
1
1
1
CCO  
0
0
CCO  
* All V  
and V  
pins are tied together on the die.  
CC  
CCO  
5/95  
Motorola, Inc. 1996  
REV 3  

与MC100E116FN相关器件

型号 品牌 获取价格 描述 数据表
MC100E116FNG ONSEMI

获取价格

5V ECL Quint Differential Line Receiver
MC100E116FNR2 ONSEMI

获取价格

5V ECL Quint Differential Line Receiver
MC100E116FNR2G ONSEMI

获取价格

5V ECL Quint Differential Line Receiver
MC100E122 ONSEMI

获取价格

9-BIT BUFFER
MC100E122FN ONSEMI

获取价格

5V ECL 9-Bit Buffer
MC100E122FN MOTOROLA

获取价格

9-BIT BUFFER
MC100E122FNR2 ONSEMI

获取价格

5V ECL 9-Bit Buffer
MC100E122FNR2G ONSEMI

获取价格

IC,LOGIC GATE,NINE BUFFER,ECL100,LDCC,28PIN,PLASTIC
MC100E131 ONSEMI

获取价格

4-BIT D FLIP-FLOP
MC100E131FN MOTOROLA

获取价格

4-BIT D FLIP-FLOP